4000 Series

Electrical characteristics test for diodes

METHOD 4000


CONDITIONS FOR MEASUREMENT OF DIODE STATIC PARAMETERS

- 1. <u>Purpose</u>. When measuring a temperature-sensitive static parameter under conditions such that the product of the applied voltage and current at the test point produces a power dissipation level that will cause significant heating of the junction, the measured result may be subject to errors due to thermal or transient effects. In order to avoid such errors, the measurement should be made under defined conditions.
- 2. <u>Steady state dc measurements</u>. When making measurements under conditions of steady state dc, a condition of thermal equilibrium may be considered to have been achieved if halving the time between the application of power and the taking of the reading causes no error in the indicated results within the required accuracy of measurement. For these purposes very long pulses or step functions may be considered as steady state dc. When appropriate, the mounting conditions (T_L or T_C) or the thermal resistance (reference point to ambient R_{RCA} or R_{RLA}) shall be specified.
- 3. <u>Pulse measurements</u>. When a measurement is made under pulse conditions, the point of measurement after the start of the pulse shall be chosen such that it is long enough to charge interconnecting test cable capacitance, avoid electrical transient effects, and short enough to avoid heating effects. This can be ensured if halving the minimum selected time, or doubling the maximum selected time, will not produce errors beyond the defined accuracy of the measurement. The pulse measurement may be intended to correlate to a steady state dc measurement, provided that a correlation has been established.

METHOD 4001.1

CAPACITANCE

- 1. <u>Purpose</u>. The purpose of this test is to measure the capacitance across the device terminals under specified dc bias and ac signal voltages.
 - 2. Test circuit. See figure 4001-1.



NOTE: Both dc bias and ac signal sources may be incorporated in the capacitance bridge. The dc bias source should be properly isolated, preferably with an inductance L in series and have negligible capacitance compared to the DUT. The reactance of C must be negligible compared to the reactance of the DUT, at the frequency of measurement. Impedance of voltmeter should be at least 10 times that of the DUT.


FIGURE 4001-1. Test circuit for capacitance.

- 3. <u>Procedure</u>. The dc voltage source shall be adjusted to the specified bias voltage. The ac small signal voltage shall be adjusted to the specified frequency for the capacitance measurement. The bridge shall be nulled and adjusted for zero capacitance reading just prior to insertion of the DUT to eliminate error from external circuitry.
 - 4. Summary. The following conditions shall be specified in the detail specification:
 - a. DC bias voltage.
 - b. Test frequency.

METHOD 4011.4

FORWARD VOLTAGE

- 1. <u>Purpose</u>. The purpose of this test is to measure the voltage across the device when a specified current flows through the device in the forward direction.
 - 2. Test circuit. See figure 4011-1.



NOTE: When specified, switch SW1 shall consist of either an electronic switch or a pulse generator to provide pulses of short-duty cycle to minimize device heating. When pulse techniques are used, suitable peak-reading methods shall be used to measure the parameters of pulse amplitude, frequency, duty cycle, and pulse width. When dc techniques are used, device thermal equilibrium shall be achieved before the measurement is made.

FIGURE 4011-1. Test circuit for forward voltage.

3. Procedure.

- 3.1 <u>DC method</u>. The specified test current (I_F) shall be adjusted by varying either the variable voltage source or the resistor (R). The value of I_F shall be measured using an ammeter. The forward voltage (V_F) shall be measured using a dc voltmeter. The voltmeter connections shall be made at specified points on the device and always within the current connection points.
- 3.2 <u>Pulse method</u>. An oscilloscope shall be used to measure the pulse characteristics. The pulse generator or electronic switch shall be adjusted to achieve the specified amplitude, frequency, and pulse width values. Device current (I_F) may be determined by measuring the voltage drop across a known value of resistor (R) where I_F = V peak X duty cycle.


After adjusting pulse level to correct value for required IF, measure forward voltage VF.

- 3.3 <u>Curve tracer method</u>. A Tektronix Model 576 or equivalent curve tracer shall be used. The device shall be tested by applying a positive voltage to the anode and limiting the current to within the manufacturer's ratings for I_F. The forward voltage may be determined by observing the curve tracer waveform at the specified I_F.
 - 4. <u>Summary</u>. The following conditions shall be specified in the detail specification:
 - a. Test current (I_F).
 - b. Forward voltage (V_F).
 - c. Duty cycle and pulse width, when pulse techniques are used.

METHOD 4016.4

REVERSE CURRENT LEAKAGE

- 1. <u>Purpose</u>. The purpose of this test is to measure the reverse current leakage through a device at a specified reverse voltage using a dc method or an ac method, as applicable.
 - 2. DC method.
 - 2.1 Test circuit. See figure 4016-1.



NOTE: To assure accurate measurement of reverse leakage current, the voltage drop across the ammeter shall be subtracted from the measured value of reverse voltage. Resistor (R) shall be chosen to limit the current flow in the event the device goes into reverse breakdown.

FIGURE 4016-1. Test circuit for reverse current leakage (dc method).

- 2.2 Procedure.
- 2.2.1 Reverse current. The dc voltage shall be adjusted to the specified value by voltmeter (V) and the reverse current (IR) shall be measured by current meter (I).
 - 3. AC method.
 - 3.1 Test circuit. See figure 4016-2.




FIGURE 4016-2. Test circuit for reverse current leakage (ac method).

*Note: The resistor R is a selectable value within the curve tracer.

1


3.2 Procedure.

- 3.2.1 <u>Reverse current</u>. A Tektronix 576-curve tracer or equivalent shall be used to apply voltage in the reverse direction only. The curve tracer supply shall be adjusted to obtain the specified peak reverse voltage across the device. Current and voltage shall be measured on the curve tracer.
 - 4. <u>Summary</u>. The following conditions shall be specified in the detail specification:
 - a. DC or ac method.
 - b. Test voltage (dc method) or peak reverse voltage (ac method).
 - c. Thermal resistance of minimum heat dissipater on which device is mounted in °C/W (where applicable).
 - *d. Thermal equilibrium or pulse condition such as specified in EIA-320-A. (If pulse test is not specified, thermal equilibrium dc test method correlation will be applicable. This may include pulse measurement intended to correlate to steady-state dc measurement as described in EIA-320-A.)

METHOD 4021.2

BREAKDOWN VOLTAGE (DIODES)

- 1. Purpose. The purpose of this test is to determine if the breakdown voltage of the device is greater than the specified minimum limit.
- 2. <u>Test circuit</u>. The resistance R is a current-limiting resistance and is chosen to avoid excessive current flowing through the device.



NOTE: The ammeter shall present essentially a short-circuit to the terminals between which the current is being measured or the voltmeter readings shall be corrected for the drop across the ammeter.


FIGURE 4021-1. Test circuit for breakdown voltage (diodes).

- 3. <u>Procedure</u>. The reverse current shall be adjusted from zero until either the minimum limit for breakdown voltage or the specified test current is reached. The device is acceptable if the specified minimum limit for BV is reached before the test current reaches the specified value. If the specified test current is reached first, the device is rejected.
 - 4. Summary. The test current (see 3.) shall be specified in the detail specification.

METHOD 4022

BREAKDOWN VOLTAGE (VOLTAGE REGULATORS AND VOLTAGE-REFERENCE DIODES)

- 1. <u>Purpose</u>. This test is designed to measure the breakdown voltage of voltage regulator and voltage-reference devices under the specified conditions.
 - 2. Test circuit. See figure 4022-1.



NOTE: The voltmeter being used to measure the terminal voltage should present an open circuit to the terminals across which the voltage is being measured.

FIGURE 4022-1. <u>Test circuit for breakdown voltage (voltage regulators and voltage-reference diodes).</u>

- 3. <u>Procedure</u>. The reverse current shall be adjusted from zero until the specified test current is reached. The specified test current shall remain applied for the specified time to approach thermal equilibrium with the device mounted as specified in the individual specification. The breakdown voltage shall then be read from the voltmeter.
 - 4. <u>Summary</u>. The following conditions shall be specified in the detail specification:
 - a. Test current (see 3.).
 - b. Time after application of test current when breakdown voltage shall be read.
 - c. Method of mounting.

METHOD 4023.1

SCOPE DISPLAY

1. <u>Purpose</u>. The purpose of this test is to define criteria for inspection of the dynamic reverse characteristics of rectifiers, switching, and zener diodes when viewed on a curve tracer. This inspection criteria may not be applicable to specific rectifier designs where the device is not intended to be driven into avalanche breakdown, or where the detail specification has not provided for this inspection.

2. Scope.

- a. All devices requiring stable or sharp and stable breakdown characteristics. NOTE: Since low voltage zeners do not inherently have, and some other devices may not have a "sharp" breakdown, specific exceptions in requirements are also provided herein.
- b. For condition A, stable (only) types, figures 4023-4 through 4023-11 shall apply.
- c. For condition B, sharp and stable types, figures 4023-2 through 4023-11 shall apply. The ideal sharp and stable trace is one which exhibits a single horizontal line up to the point of breakdown, then transitions vertically to form a 90 degree angle while maintaining the single line (see figure 4023-1). Deviations from this ideal, which are not specifically allowed in this method or detail, specification shall be cause for rejection of the DUT. The following depictions (figures 4023-2 through 4023-11) have been compiled to describe commonly observed faults. Tolerances from acceptable devices have been assigned when applicable.

3. Procedures

- a. The curve tracer presentation shall be configured so that the horizontal axis shall be calibrated in volts per division and the vertical axis shall be calibrated in amperes per division (or fractions thereof). The vertical and horizontal axis of the curve tracer presentation will be graduated into 8 or 10 divisions, each representing a precalibrated increment of current or voltage.
- b. A series load resistor shall be used to limit the device reverse current and prevent device damage. This typical resistance should be approximately one quarter or more of the device resistance at the breakdown specification, when the curve trace set-up permits. Example: A device to be observed at IBR of 100 μ A which is specified to be 400 volts minimum, would have a series resistance chosen according to the following:

 $R \geq 0.25$ (400 / 0.0001), therefore $R \geq 1$ $M\Omega$

The curve tracer peak voltage (V_{CT}) may also require limitation, particularly if the series load resistance described cannot be achieved. See figure 4023-1 and e. below for typical load line relationships to assure safe reverse current monitoring.

- * Unless otherwise specified the breakdown current shall be the current used for the breakdown voltage test.
- c. The trace should occur in the first and third quadrant of the display and be slowly adjusted from zero volts to attain the specified current with the maximum amount of resolution for determination of trace characteristics. The DUT shall be held under breakdown conditions for at least one second to ensure freedom from intermittent instability for breakdown drift. NOTE: All figures herein are shown in the first quadrant.

- d. The vertical and horizontal sensitivity shall be adjusted on the curve tracer to provide a rendition of the complete trace to the specified current. Horizontal and vertical sensitivity shall be adjusted to provide a trace occupying no less than 50 percent of the available screen.
- e. The curve trace voltage shall not be simply set at a predetermined value and snapped on instantaneously. This may be done only if the product to be tested is known to have a sufficiently narrow breakdown voltage (VBR) range with a predetermined series (load line) resistor setting (see 3.b.) and described below, to assure that the device will not be overpowered. This is typically the case for zener diodes prescreened on VZ (or VBR). The peak open circuit supply voltage of the curve tracer (VCT) may then be adjusted such that the VCT setting can provide no more current (IBR or IZ) than that required for avalanche breakdown, taking into account the series load resistance "R" in figure 4023-1. Unless otherwise specified, these relationships may be calculated by:


$$I_{BR} = \frac{V_{CT} - V_{BR}}{R}$$
, and $V_{CT} = I_{BR}R + V_{BR}$

The resistance "R" may be determined by:

$$R = \frac{VCT - VBR}{IBR}$$


The V_{BR} (or V_Z) utilized in this equation should be the minimum expected so as to always maximize the R value selected.

- f. Allowance for deviation from the desired characteristics described in this method or detail specification must be granted by the qualifying activity. If a particular rejectable trace described is expected in a manufacturer's normal process, it must be identified and explained during device conformance/ qualification. Devices exhibiting the exceptional trace characteristic must be present in the conformance/qualification lot to establish reliability.
- 4. Summary. The following condition shall be specified in the detail specification: Test condition to be used.




This ideal trace exhibits none of the characteristics described on the figures below. Also, illustrated are the basic curve tracer adjustments and relation for a safe maximum operating current (IBR) with the series load resistor (R) versus peak open circuit voltage (VCT) and device breakdown voltage (VBR).

FIGURE 4023-1. Ideal reverse.




The knee area is the area in which the trace transitions from the horizontal to the vertical. Unless otherwise specified, this area should not require more than 10 percent of the total horizontal voltage component being viewed, or more than 20 percent of the specified I_{BR} . Not applicable to fast, ultrafast, and schottky rectifiers or low voltage zeners \leq 10 volts.

FIGURE 4023-2. Soft knee.




The vertical component of the trace should remain stable in the horizontal axis. An undesirable drift is defined as greater than a 10 percent increase or 2 percent decrease in actual breakdown voltage up to 1,500 volts. If over 1,500 volts, the allowable drift should be separately specified.

FIGURE 4023-3. Drift.




The slope shall be less than 10 percent of V_{BR} when viewed between 20 percent to 100 percent of the specified I_{BR} or I_{Z} . Low voltage zeners below 5.5 volts are in exception to this requirement; also or other devices, as may be specified.

FIGURE 4023-4. Slope.




The double break is the area in which the trace transitions from the horizontal to the vertical. Unless otherwise specified, this area should not occupy more than 10 percent of the total horizontal voltage component being viewed, or more than 20 percent of the specified I_{BR} or I_{ZT} . This requirement is not applicable to ultrafast or schottky rectifiers, and low voltage zeners \leq 10 volts.

FIGURE 4023-5. Double break (reject criteria for sharp knee devices).




For rectifiers and zeners the region at the knee may display a secondary trace no more than 5 percent of the total voltage of the DUT (see detail).

FIGURE 4023-6. Double trace.




Any jittery movement of the trace in any direction, not caused by power line voltage fluctuations, must not occur.

FIGURE 4023-7. Unstable (jitter).




The vertical component must not depart from a single vertical line, except as allowed on figures 4023-5 and 4023-6.

FIGURE 4023-8. Discontinuity.




The vertical component must not decrease its value abruptly by 2 percent or more of VBR.

FIGURE 4023-9. Snap back - collapsing V_{BR}



Leakage current (vertical) must not degrade from an initial value.

FIGURE 4023-10. Floater.




Instability (arcing) appearing at or near the specified I_{BR} region on the vertical trace (such as may be coincident with visible sparking activity within the device die region) must not be present. Noise at or near the knee is permissible, such as typically observed on avalanche-zener devices.

FIGURE 4023-11. Arcing.

METHOD 4026.3

FORWARD RECOVERY VOLTAGE AND TIME

- 1. <u>Purpose</u>. This test is intended to measure the forward voltage and recovery time of the device. A device reveals an excessive transient forward voltage when it is switched rapidly into the forward conductance region. The amplitude and time duration of this voltage peak can be measured by observing the voltage waveform across the device when a flat-top pulse of the specified amplitude, rise time, pulse width and frequency are applied to the device.
 - 2. Test circuit. See figure 4026-1.
 - a. The forward transient test circuit shown on figure 4026-1 is used in conjunction with a pulse generator and an output sensing device. Care should be taken to minimize lead length where lead inductance might cause ringing in the test circuit.
 - b. The value of resistor R_p shall be chosen to optimize the impedance match between pulse generator and test circuit, thereby minimizing the ringing in the test circuit.






FIGURE 4026-1. Test circuit for forward recovery voltage and time.

3. Procedure. Test shall be performed using the following:

3.1 Conditions:

- a. Pulse input A:
 - (1) IF amplitude: As specified.
 - (2) Rise time = 10 ns or as specified.
 - (3) Pulse width $t_1 \ge 10X$ specified response time.
 - (4) Generator resistance $R_S \ge 20 RF (R_F = V_F/I_F \text{ at specified IF})$.
 - (5) Pulse frequency shall be such that a reduction in frequency shall result in no change in forward recovery characteristics.
- b. Response detector input impedance, $Z \ge 100 \text{ Rp.}$
- 4. <u>Summary</u>. The following conditions shall be specified in the detail specification:
 - a. IF of input waveform A (see 3.1).
 - b. Rise time if other than 10 nanoseconds (see 3.1).
 - c. Forward recovery voltage V_(peak) chosen to terminate the forward recovery time measurement (see figure 4026-1).
 - d. The following measurements should be made:

Forward recovery time (t_{ff}) (measured from the time forward voltage becomes positive to the time that forward voltage recovers to a specified v_{ff}) (see figure 4026-1).

e. The peak forward voltage $V_{(peak)}$ (see figure 4026-1). This symbol is interchangeable with V_{FM} .


METHOD 4031.4

REVERSE RECOVERY CHARACTERISTICS

- 1. <u>Purpose</u>. The purpose of this test is to measure the reverse recovery time and other specified recovery characteristics related to signal, switching, and rectifier diodes by observing the reverse transient current versus time when switching from a specified forward current to a reverse biased state in a specified manner.
- 2. <u>General guide for selecting appropriate condition</u>. Four conditions are given to include recommended practice for the range of diodes considered. A general guide for selecting the appropriate condition letter is:
 - a. Signal diodes with reverse recovery time less than 6 ns.
 - b. Low to medium current rectifiers with maximum specified recovery times of 50 to 3,000 ns.
 - c. High current rectifiers with maximum specified recovery times of 350 ns or greater.
 - d. Ultra-fast rectifiers, particularly on new specifications.

Further, detailed guidance is given under each condition below.

- 3. <u>Test condition A</u>. This condition is particularly relevant to low-current, signal diodes faster than 6 ns and tested at 10 mA. However, it is practicable for measurements up to 20 ns and 100 mA.
 - 3.1 Circuit notes for condition A.
 - a. Rise time of the reverse voltage pulse across a noninductive calibration resistor in place of the DUT shall be less than 20 percent of the recovery time of the DUT, for greatest accuracy.
 - b. Oscilloscope rise time shall be less than 20 percent of device recovery time, for greatest accuracy.
 - c. Proper coaxial networks and terminations shall be employed to ensure against error-producing pulse reflections.
 - d. $R > 10 R_L$.
 - e. Unless otherwise specified, $R_{I} = Z_{PG} + Z_{SCOPF} = 100 \Omega$.
 - f. $C > 10 \text{ PW} \div R_{I}$.
 - g. PW > 2 x maximum specified $t_{\Gamma\Gamma}$ (see figure 4031-1.)



NOTE: The test circuit shall comply with the test conditions as stated under 2.1.

PW = Pulse width of reverse voltage pulse (see figure 4031-2).

 R_L = Load resistance.

C = Coupling capacitance.

FIGURE 4031-1. Test circuit for condition A.

- 3.2 <u>Procedure for condition A</u>. The specified forward current shall be adjusted by resistor R and the + supply. Voltage E, developed across the 50 ohm oscilloscope input impedance shall be measured. Specified forward current shall be calculated by the expression $I_F = E/50$. The time duration of I_F shall be at least 10 times the device recovery time. The oscilloscope trace deflection above zero reference shall be adjusted by the oscilloscope vertical sensitivity to produce an amplitude of 2 cm minimum vertical deflection. Adjustment of the reverse transient current (I_{RM}) shall be made by varying the pulse generator output, observing the voltage E across the 50 ohm oscilloscope input impedance, and calculating I_{RM} by the expression I = E/50. When reverse bias voltage V_R is specified, and I_{RM} is not, the DUT shall be replaced with a shorting bar and I_{RM} shall be calculated by the expression $V_R/50$ (see figure 4031-2.)
 - 3.3 <u>Summary for condition A</u>. The following conditions shall be specified in the detail specification:
 - Forward current, I_F.
 - b. Reverse current I_{RM} (preferred), or reverse voltage (optional alternative).
 - c. Load resistance, if other than 100 Ω (this is the sum of ZpG and Zscope).
 - d. Ambient temperature in °C.
 - e. Generator impedance, if other than 50 Ω .
 - f. Recovery current measuring point, iR(REC), if different from 10 percent of IRM.

The following measurement shall be made: t_{rr} (see figure 4031-2).




FIGURE 4031-2. Response pulse waveforms for condition A.

4. <u>Test condition B.</u> (See suggested conditions below (e.g., B1, B2).) This condition is particularly relevant to medium current (axial and similar) types of standard and fast rectifiers with maximum specified recovery times between 50 and 3,000 ns that measured at peak forward currents greater than 100 mA and less than or equal to 1.0 ampere. It is readily adapted to lower test currents. This test is also appropriate for devices with recovery times less than 50 ns that are measured at peak forward currents of 1A or less; below 25 ns, or at higher current, particular care must be used to achieve low loop inductance and low circuit rise times to achieve acceptable repeatability.


This condition differs from condition D in that the reverse current (I_{RM}) is limited by the test circuit, not by the DUT.

TABLE 4031-I. Test condition B.

Designation (condition)		B1 	B2	B3	B4	B5
Test current, (amperes) (see figure 4031-4)	IF	0.5	0.5	1.0	1.0	0.01
	I _{RM}	1.0	0.5	1.0	1.0	0.01
 1	ⁱ R(REC)	 0.25 	 0.1 	 0.5 	0.1	 0.005
 Circuit resistor <u>1</u> / (ohms) 	R_{F}	33	33	50	50	1,200
	R_{R}	9	 9	 15	15	200
	R ₄	 1.00 	 1.00 	 1.00 	 1.00 	 10.0

1/ Preferred nominal resistance values are shown; modification of R_F and R_R may be needed to achieve the rise time of 4.1a and the I_{RM} specified.


- 4.1 <u>Circuit notes for condition B.</u> The timing and test circuit of figure 4031-3A is a guide to that needed. An equivalent circuit may be used. Figure 4031-3B shows a suggested configuration for R₄. Duty factor shall be 5 percent maximum.
 - a. The rise time of the reverse voltage pulse across a noninductive calibration resistor in place of DUT shall be less than 20 percent of the recovery time of the DUT.
 - b. The oscilloscope rise time shall be less than 50 percent of the pulse generator rise time.



 V_3 and R_F control forward current I_F . V_4 and R_R control reverse current I_{RM} . $t_{rr(max)}$ is the longest to be measured. $t_{rr(min)}$ is the shortest expected.

 $t_1 > 5 t_{rr}(max)$. $t_2 > t_{rr}$. $t_3 > 0$. $L_1/R_4 < t_{rr}(min)/10$. (L_1 is the self inductance of R_4)

FIGURE 4031-3A. Test circuit for condition B.



NOTES:

- 1. Resistor assembly R₄ consists of 10 resistors (1 Ω, .25 W metal film), 5 on top and 5 on the bottom foils. The center of resistor bodies are not shown, and leads are shown dotted so that conducting foils may be more clearly shown. Bottom resistor current flow L to R (—) is opposite to top current flow R to L (—), providing magnetic field cancellation. Sense lead to the center conductor of the probe jack exits at right angle to resistor axes and is located between the top and bottom resistor layers.
- 2. Cross hatched circular areas show the connections between those top and bottom foil regions indicated by arrows.
- 3. To ground of circuit and probe.
- 4. To center conductor of miniature probe jack.
- 5. To cathode of DUT.

FIGURE 4031-3B. Suggested board layout for low L_1/R_4 for condition B.

4.2 <u>Procedure for condition B.</u> Specified forward current (I_F) shall be adjusted by varying positive voltage, V_3 . Reverse current (I_{RM}) shall be controlled by varying the negative voltage, V_4 (see figure 4031-4). With the DUT in place the circuit must be capable of higher than specified I_{RM} ; the circuit, and not the diode, must limit I_{RM} .




FIGURE 4031-4. Current through DUT (condition B).

- 4.3 <u>Summary for condition B</u>. The following conditions shall be specified in the detail specification:
 - a. Test condition (e.g., B1, B2) (see 3.) If not in table 4031-I, specify c, d, and e.
 - b. Ambient temperature, if other than +25°C.
 - c. Forward current, I_F.
 d. Reverse current, I_{RM}.
 e. Load resistances R_F and R_R.
 f. Recovery measuring point, iR(REC).

 NOTE: Specify c through only if not a condition Designation in table 4031-1.

The following measurement shall be made: t_{rr} (see figure 4031-4).

5. <u>Test condition C</u>. This test is intended for high current rectifiers with reverse recovery times equal to or greater than 350 ns and tested with peak forward currents equal to or greater than 10 amperes.




FIGURE 4031-5. Circuit for measuring reverse recovery characteristics (condition C).

NOTE: R_S and C_S are snubber components, when their use is specified

5.1 Circuit notes for condition C

- a. The circuit is designed to simulate the commutation duty encountered in power rectifier diode circuits while also keeping average power dissipation low to minimize the need for thermal management.
- b. The resistance of the C.L. and DUT loop (R_2 and parasitics) is small, e.g., $2\pi\sqrt{L/C}$ much greater than $R\underline{so}$ the test current will essentially be sinusoidal, possessing a width of $\sqrt{L}C$, a di/dt of V/L and a peak value of $\pi\sqrt{L/C}$. The peak voltage across the capacitor shall be as small as practicable to achieve the desired test conditions. The effects of reverse voltage magnitude on the test device recovery characteristics are neglected.
- c. The minimum forward current pulse time (t_p) shall be at least five times the recovery time (t_{rr}) of the DUT so that the di/dt will be linear and of the same value before and after current reversal.
- d. The oscilloscope rise time shall be less than 20 percernt of ta or tb (see figure 4031-6), whichever is less.
- e. The inductance of the current viewing resistor shall be extremely low, e.g., 0.01 microhenry. Abrupt recovery rectifiers (figure 4031-6) can cause current oscillations which may be reduced by using a lower inductance current viewing resistor and by properly terminating the oscilloscope cable. A current transformer 1/with suitable rise time may be substituted for the current viewing resistor. Rectifier diode RD2 provides a very low inductance path around SCR1 if the reverse recovery time of SCR1 is shorter than that of the DUT. An external SCR triggering source may be required to achieve stable triggering.
- f. A slight oscillation may appear on the waveform following device recovery. This may be reduced by reducing the current viewing resistor's inductance, or properly terminating the viewing cable. The oscillation, however, does not affect the test results.
- g. D₂ and its circuit branch should provide a very low inductance path around the SCR if the reverse recovery time of the SCR is shorter than that of the DUT.
- h. R₃ must be sufficiently large such that the SCR triggers only after the capacitor, C, has had ample time to charge to its desired value. If stable triggering or ample charging is a problem, a momentary pushbutton switch may be inserted in line with R₃ to provide triggering. A pulse transformer technique is also acceptable in the triggering circuit.
- 5.2 Procedure for condition C. C, L, and V are adjusted to obtain the specified test current di/dt and magnitude, I_{FM} . The recovery time for rectifier diodes is defined as $t_{rr} = t_a + t_b$ (see figure 4031-6) t_a is measured from the instant of current reversal to the instant that current reaches its peak reverse value $I_{RM(REC)}$ and t_b is measured from $I_{RM(REC)}$ to the instant the straight line connecting $I_{RM(REC)}$ and 0.25 $I_{RM(REC)}$ intercepts the zero current axis. The recovery time for devices with abrupt recovery characteristics is defined in the same manner except t_b is measured from $I_{RM(REC)}$ to the instant the test current waveform intercepts the zero current axis, if applicable.

^{1/} Pearson Electronics, Inc. or equivalent types.




FIGURE 4031-6. Test current waveforms for various types of rectifier diodes under test in the circuit for measuring reverse recovery characteristics.

5.3 Summary for condition C.

- a. The following conditions shall be specified in the detail specification:
 - (1) Case temperature in °C.
 - (2) Test repetition rate, in Hz.
 - (3) Peak forward current, IFM, in amperes.
 - (4) Rate of decrease of forward current, di/dt, in A/ μ s.
 - (5) Minimum test current pulse width, tp, in microseconds. (Duty cycle shall be ≤ one percent).
- b. The following characteristics shall be specified for measurement in the detail specification as required:
 - (1) Reverse recovery time (defined as $t_{rr} = t_a + t_b$), t_a , t_b .
 - (2) Reverse recovery current, I_{RM(REC)}, in amperes.


6. <u>Test condition D</u>. (See suggested conditions (e.g., D1, D2, D3) in table 4031-II.) This condition is intended for ultra-fast medium current rectifiers (axial and case mount, or equivalent styles) measured at $I_F \ge 1A$ and with reverse recovery time ≤ 100 ns. With good engineering practice, condition D can adequately measure $t_{\Gamma\Gamma}$ down to about 10 ns; it can also utilize I_f up to at least 10 A.

TABLE 4031-II. Test condition D.

Device ratings		Designation	Values for testing		
 IO or IF (AV) (A)	t _{rr} (ns)	condition)	 	 di/dt (μ/s)	
1 to 4	> 65 to 100	D1	2	100	
to 20	> 65 to 100	D2	6	100	
over 20	> 65 to 100	D3	10	100	
1 to 4	≤ 65	D4	2	200	
to 20	≤ 65	D5	6	200	
 over 20 <u>1</u> /	≤ 65	D6	 10	200	

^{1/} For devices with substantially higher rated current it is desirable to use test conditions for I_F close to rated current, and higher values of di/dt.

- 6.1 <u>Test circuit</u>. Refer to figures 4031-7 and 4031-8 for timing and circuit details. Equivalent circuits may be used. The forward current generator consisting of Q_1 , Q_2 , R_1 , and R_2 may be replaced with any functionally equivalent circuit. Likewise, the current-ramp generator consisting of Q_3 , Q_4 , R_3 , and C_1 . The duty factor shall be ≤ 5 percent.
 - a. This method presumes that good engineering practice will be employed in the construction of the test circuit, e.g., short leads, good ground plane, minimum inductance of the measuring loop and minimum self-inductance (L₁) of the current sampling resistor (R₄). Also, appropriate high speed generators and instruments must be used.
 - b. The measuring-loop inductance (L_{LOOP}, see figure 4031-7) represents the net effect of all inductive elements, whether lumped or distributed, e.g., bonding wires, test fixture, circuit board foil, inductance of energy storage capacitors. The value of L_{LOOP} should be 100 nH or less. The reason for controlling this circuit parameter is that it, combined with diode characteristics including C_T, determines the value of t_b.
 - c. The turn-off reverse-voltage overshoot shall not be <u>allo</u>wed to exceed the device rated breakdown voltage. Ringing and overshoot may become a problem with $R_{LOOP} < 2\sqrt{(L/C)}$; where $L = L_{LOOP}$. That is another reason for minimizing L_{LOOP} .
 - d. Regarding breakdown voltage, -V₄ should be kept as low as practicable, especially when test low voltage devices. A value of approximately 30 volts is recommended.
 - e. The time constant of the self-inductance of the current-sample resistor R_4 (see figure 4031-8) must be kept low relative to t_a because the observed values of t_a and t_{RM} increase with increasing self-inductance. Since the value of t_a is not specified, the recommended maximum inductance is expressed as a time constant (t_{1}/R_{4}) with a maximum value of t_{1}/R_{2} (minimum) is the lowest t_{2}/R_{2} value expected. This ratio was chosen as a practical compromise and would yield an observed t_{2}/R_{2} which is 10 percent high ($t_{2}/R_{2}/R_{2}$). The $t_{2}/R_{2}/R_{2}$ error is a function of the $t_{2}/R_{2}/R_{2}$ time constant and di/dt. For a di/dt of 100 $t_{2}/R_{2}/R_{2}$ would also be 10 percent high. $t_{2}/R_{2}/R_{2}/R_{2}$
 - f. The di/dt of 100 A/ μ s was chosen so as to provide reasonably high signal levels and still not introduce the large I_{RM} errors caused by higher di/dt. Higher values of di/dt, without large errors, can be achieved with lower L₁/R₄.



 V_1 amplitude controls forward current (I_F). V₂ amplitude controls di/dt.


 $t_{a(\text{max})}$ is the longest t_{a} to be measured. $t_{a(\text{min})}$ is the shortest t_{a} to be measured.

 $t_1 > 5 t_{a(max)}$

t₂ > t_{rr}. t₃ > 0.

L₁/R₄ < t_{a(min)}/10. L₁ is the self inductance of R₄.

FIGURE 4031-7. $\underline{t_{rr}}$ test circuit for condition D.



NOTES:

- 1. Resistor assembly R_{Γ} is made from 10 resistors (1 Ω , .25 W metal film), 5 on top and 5 on the bottom foils. The center of resistor bodies are not shown, and leads are shown dotted so that conducting foils may be more clearly shown. Bottom resistor current flow L or R (\longrightarrow) is opposite to top resistor current flow R to L (\longleftarrow), providing magnetic field cancellation. Sense lead to the center conductor of the probe jack exits at right angle to resistor axes and is located between the top and bottom resistor layers.
- Crosses hatched circular areas show the connections between those top and bottom foil regions indicated by arrows.
 To ground of circuit and probe.
- 4. To center conductor of miniature probe jack.
- 5. To cathode of DUT.

FIGURE 4031-8. Suggest board layout for low L_1/R_4 for condition D.

6.2 <u>Procedure for condition D</u>. Adjust V₁ for the specified forward current, I_F. Adjust -V₂ for the specified di/dt (see figures 4031-7 and 4031-9).

6.3 Summary for condition D.

- a. The following conditions shall be specified:
 - Designation (condition, see table 4031-II). If another is desired, 4 and 5 must be specified. If another is desired, d and e must be specified.
 - (2) -V₄, reverse ramp power supply voltage.
 - (3) T_C , case temperature, if other than +25°C.
 - (4) I_F, .25 (minimum) of the continuous rated current is the suggested alternative (see table 4031-II).
 - (5) di/dt, 100 A/ μ s is the suggested alternative (see table 4031-II).
- b. The following characteristics shall be specified for measurement:
 - (1) Reverse recovery time, t_{rr} (see figure 4031-9).
 - (2) I_{RM(REC)} (see figure 4031-9)

NOTE: An additional measurement, t_a may be made if desired to compute $t_b = t_{\Gamma\Gamma} - t_a$, and the recovery softness factor, RSF = t_b/t_a .





FIGURE 4031-9. Generalized reverse recovery waveforms for condition D.

METHOD 4036.1

"Q" FOR VOLTAGE VARIABLE CAPACITANCE DIODES

- 1. <u>Purpose</u>. The purpose of this test is to measure the quality factor (Q) of the device. By definition, Q expresses the ratio of reactance to effective resistance of the device, under rf signal conditions and specified dc bias conditions.
 - 2. Test circuit. See figure 4036-1.



NOTE: The impedance of C1, C2, and L1, L2 shall be small and large, respectively, compared to the DUT at the frequency of measurement.


FIGURE 4036-1. Test circuit for measuring Q.

- 3. <u>Procedure</u>. The test equipment shall be connected as shown in figure 4036-1. The dc bias supply shall be adjusted for the specified voltage where Q is to be measured. Unless otherwise specified, the rf level shall be adjusted to 50 mV (rms). The parallel resistance Rp and capacitance Cp of the test device shall be measured using rf bridge methods. Unless otherwise specified, the point of measurement shall be .062 inch (1.57 mm) from the device body. Q shall be calculated using the following formula: $Q = 2\pi f RpCp$.
 - 4. <u>Summary</u>. The following conditions shall be specified in the detail specification:
 - a. Test frequency.
 - b. Reverse dc bias (V_R).
 - c. RF level if other than 50 mV (rms).
 - d. Required "Q".

METHOD 4041.2

RECTIFICATION EFFICIENCY

- 1. <u>Purpose</u>. The purpose of this test is to measure rectification efficiency which is the ratio of dc output voltage to peak ac input voltage.
 - 2. Test circuit. See figure 4041-1.



NOTE: The voltmeter shall have a high impedance as compared with the load circuit of R_L and C_L .

FIGURE 4041-1. Test circuit for rectification efficiency.

3. <u>Procedure</u>. The ac signal shall be adjusted to the specified frequency and signal level measured by means of peak reading voltmeter (V_{pk}) . The rectified output voltage shall be measured by means of voltmeter (V_{DC}) .


$$Rectification \ efficiency \ (\%) \ = \ \frac{V_{DC}}{V_{pk}} \ X \ 100$$

- 4. Summary. The following conditions shall be specified in the detail specification:
 - a. Load capacitor (C_L) and load resistor (R_L).
 - b. Frequency and amplitude of ac source.

METHOD 4046.1

REVERSE CURRENT, AVERAGE

- 1. Purpose. This test is designed to measure the average reverse current through the device under the specified conditions.
- 2. Test circuit. See figure 4046-1.



NOTE: The reverse leakage current at each device D₁ and D₂ must be less than .05 percent of the maximum allowable specified leakage current of the DUT. In other respects, the devices D₁ and D₂ should be of the same type as the DUT.


FIGURE 4046-1. Test circuit for reverse current, average.

- 3. Procedure. After thermal equilibrium, at the temperature specified, the specified voltage shall be applied.
- 4. <u>Summary</u>. The following conditions shall be specified in the detail specification:
 - a. Test temperature, when required (see 3.).
 - b. Test voltage (see 3.).

METHOD 4051.3

SMALL-SIGNAL REVERSE BREAKDOWN IMPEDANCE

- 1. Purpose. The purpose of this test is to measure the reverse breakdown impedance of the device under small-signal conditions.
- 2. Test circuit. See figure 4051-1.



NOTES:

- 1. The impedances of C1 and C2 shall be small compared to the DUT at the test frequency.
- 2. Voltmeters V_{AC} and V_2 shall be high input impedance rms types.
- 3. The resistance of R1 shall be large compared with the breakdown impedance being measured.
- 4. A low pass filter may be installed in series with the ac signal source.

FIGURE 4051-1. Test circuit for small-signal reverse breakdown impedance.

- 3. <u>Procedure</u>. The specified reverse direct current shall be applied to the DUT. An ac signal in the frequency range of 45 through 1,000 Hz shall be applied to the DUT through coupling capacitor C2. Detail specification limits for Z_{ZT} shall apply at 45 through 60 Hz. Tests at frequencies greater than 60 Hz shall be corrected to those readings taken at 45 through 60 Hz. This current shall be 10 percent of the value of the dc breakdown current through the DUT. The small-signal impedance shall be determined as follows:
 - 4. <u>Summary</u>. Unless otherwise specified in the detail specification, the following conditions shall apply:


$$Z_{ZT} = \frac{V_{(RMS)}}{I_{(RMS)}} = \frac{V_{AC} R_2}{V_2}$$

- a. DC and ac test currents.
- b. Test frequency, if other than 45 to 1,000 Hz.

METHOD 4056.2

SMALL-SIGNAL FORWARD IMPEDANCE

- 1. Purpose. The purpose of this test is to measure the forward impedance of the device under small-signal conditions.
- 2. Test circuit. See figure 4056-1.



NOTES:

- 1. The impedances of C₁ and C₂ shall be small compared to the DUT at the test frequency.
- 2. Voltmeters VAC and V2 shall be high input impedance types.
- 3. The resistance of R1 shall be large compared with the forward impedance being measured.
- 4. A low pass filter may be installed in series with the ac signal source.

FIGURE 4056-1. Test circuit for small-signal forward impedance.

3. <u>Procedure</u>. The specified forward direct current shall be applied to the DUT. An ac signal in the frequency range of 45 through 1,000 Hz shall be applied to the DUT through coupling capacitor C2. Detail specification limits for Z_f shall apply at 45 through 60 Hz. Tests at frequencies greater than 60 Hz shall be corrected to those readings at 45 through 60 Hz. This current shall not be greater than 10 percent of the value of the dc forward current I_f. The small-signal impedance shall be determined as follows:

$$Z_f = \frac{V_{(RMS)}}{I_{(RMS)}} = \frac{V_{AC} R_2}{V_2}$$

- 4. Summary. The following conditions shall be specified in the detail specification:
 - a. DC and ac test currents.
 - b. Test frequency, if other than 45 to 1,000 Hz.

METHOD 4061.1

STORED CHARGE

1. <u>Purpose</u>. The purpose of this test is to measure directly the charge recovered from a semi-conductor diode when it is rapidly switched from a forward biased condition to a reverse biased condition.

2. Test circuit. See figure 4061-1




FIGURE 4061-1. Test circuit for stored charge.

3. Test precautions.

- a. The diode under test is forward biased by the current flowing from voltage source number 2 through diode D1 and through resistor R1 to voltage source number 1. The diode under test is periodically reverse biased by the pulse from the generator and the charge stored in the diode is caused to flow through diode D2 and is measured on the current meter. A similar measurement is made at zero bias current to determine the component of charge resulting from the diode capacitance and the stray circuit capacitance. The stored charge can then be computed from the current readings and the pulse frequency.
- b. Resistor R1 should be large enough to ensure a constant current through the diode under test. Capacitor C1 should be large enough to maintain a nearly constant voltage across the diode under test during the pulse. The output impedance of the pulse generator including R3 should have a low value, preferably 10 to 25 Ω. The rise time of the pulse should be short enough and the pulse length should be long enough so that further change will not alter the measurement results.
- c. Diode D1 should have a much smaller stored charge than the diode under test. Diode D2 should have a fast turn on time, a low dynamic resistance at high currents, and a low reverse leakage current. Capacitors C2 and C4 should have low inductance and should be of sufficient capacitance so that a further increase in their values would not alter the measurement results. The current meter should be of sufficiently low impedance that the average voltage drop across it during any test does not exceed 10 millivolts. Capacitor C3 should be of sufficient size that a small current will flow through the current meter with the diode under test removed. Resistor R2 should have approximately the same value as the output impedance of the pulse generator.

d. The portion of the circuit within the dotted lines should be constructed in accordance with good practices for high speed pulse circuits. Particular attention should be paid to minimizing the circuit inductance including the connections to the diode under test. The capacitance between point A and ground should be made as small as possible.

4. Test procedure.

- a. Adjust the pulse generator for the desired amplitude, pulse width, and frequency (f). Set voltage source one to zero. Insert the diode under test and adjust voltage source two for the specified voltage from point A to ground as measured on a high impedance voltmeter. A common value used for this voltage is -0.6 volts. Read the current, I 1, flowing through the current meter.
- Set voltage source one for the specified forward current through the diode under test. Adjust voltage source two
 for the specified voltage from point A to ground. This voltage must be the same as used in 3.1. Read the current,
 I₂, flowing through the current meter.
- c. The stored charge is given by:

$$Q_s = \frac{I_2 - I_I}{f}$$

- 5. Summary. The following conditions shall be included in the detail specification:
 - a. The bias current If at which the stored charge measurement is made (see 4.).
 - b. Pulse generator rise time (1 percent to 50 percent), amplitude, width, impedance, and frequency (see 4.).

METHOD 4066.4

SURGE CURRENT

- 1. <u>Purpose</u>. The purpose of this test method is to subject the device under test (DUT) to high current stress conditions to determine the ability of the device chip and contacts to withstand current surges. This is intended to verify a nonrepetitive surge rating where there is sufficient time between surges to permit the device temperature to return to its original value.
- 2. <u>Applicability</u>. This test method describes three different conditions: A, B, and C. Surge current is applied in the forward direction to signal diodes and rectifier diodes, and in the reverse direction to voltage regulator (zener) diodes. Condition A uses half sinusoidal forward current surges, at low duty factor, applied to either a baseline ac or dc current. Condition B uses rectangular current pulse(s) and is intended primarily for zener diodes or where otherwise applicable. When used with zener diodes, this method utilizes a monitoring circuit to sense possible voltage collapse during the current pulse. Condition C is intended for high current devices that can be applied to either condition A or condition B.
 - 3. <u>Definitions</u>. The following symbols and terms shall apply for the purpose of this test method.
 - a. IO: Average ac forward current (in A).
 - b. IF: DC forward current (in A).
 - c. Iz: DC reverse zener current (in mA).
 - d. I_{ESM}: Nonrepetitive peak value of forward surge current (in A).
 - e. I_{ZSM}: Nonrepetitive peak value of zener surge current (in mA).
 - f. IFRM AC forward current repetitive peak.
 - g. V_{RSM}: Nonrepetitive peak reverse voltage (in V).
 - VRWM Working peak reverse voltage (in V).
 - i. VFSM: Peak forward surge voltage (in V).
 - j. V_{ZSM}: Peak zener surge voltage (in V).
 - k. n: Number of pulses.
 - I. d.f: Duty factor = $100 \text{ t}_p / \text{ t}_{rep}$

m. t_D: Duration of current surge pulses (in ms).


n. Duty factor: Applied current surge pulses (in percent).

o. V_Z(min): Specified minimum zener voltage.

4. Condition A, sinusoidal current surge.

4.1 Apparatus. (As required).

4.2 <u>Procedure</u>. The continuously-applied electrical conditions shall be specified and applied to the device under the specified conditions. Unless otherwise specified, the specified number of current pulses (n) shall be superimposed on the continuously- applied electrical conditions at the specified duty factor in accordance with figure 4066-1 (condition A1) for rectifiers, or figure 4066-2, (condition A2) for signal and switching diodes, zeners or bridges, as applicable. The surge pulses shall be half-sine waveform and of specified duration (t_p). The duty factor shall be so chosen that the junction temperature is not changed significantly. The "continuously-applied electrical conditions," shall be satisfied if the time of applied current permits the junction temperature rise to be within 10 percent of its final equilibrium value above ambient before each surge or if an additional temperature or surge current is applied beyond that specified to provide equivalent junction temperature heating during surge without the continuous applied electrical conditions. Also reference condition C for the external heating method.



NOTE: Surge current pulse (tp) does not require synchronization with applied baseline ac.

FIGURE 4066-1. Surge pulse applied to continuous halfwave conditions (condition A1).




FIGURE 4066-2. Surge pulse applied to continuous dc conditions (condition A2).

- 4.3 <u>Test conditions to be specified and recorded</u>. The following conditions shall be specified in the specification:
- a. Average forward current (I_O); or dc forward current (I_F) for rectifiers; or zener current (I_Z)for zener diodes; as applicable.
- b. Number of current pulses (n).
- c. Duration of pulses (t_D), normally 8.3 milliseconds.
- d. Duty factor of pulses, normally less than ene .1 percent, or the period normally between 6 8 and 60 seconds.
- e. Peak value of forward surge current pulse, IFSM for rectifiers, or IZSM for zeners.
- f. Nonrepetitive maximum reverse voltage (V_{RSM}), when applicable.
- g. Measurements after test.
- h. Case, lead, or ambient temperature $(T_C, T_L, or T_A)$, as applicable.

- 5. Condition B, rectangular current pulse.
- 5.1 Apparatus. The current source (I) and switch (SW1) combination shown on figure 4066-3 shall be able to apply the peak value of current pulse IFSMor I_Z for the pulse duration (t_p) as required, and shall be able to handle any number of pulses (n) and duty cycle as required in the detail specification. The rise and fall times of the pulse shall be less than 10 percent of the pulse duration. For zeners, the dashed lines replace the solid connecting lines (vertical) to the DUT. The monitor shall sense V_{ZSM} voltage at the end of the pulse duration before the pulse is removed via gated switch (SW2) to ensure zener voltage has not collapsed below rated V_{Z(min)}
- 5.2 <u>Procedure.</u> As shown on figure 4066-4, no current is applied to the DUT prior to the starting time (t_0) of the test. For zeners, a maximum of 5 percent of rated I_Z may be used for baseline current flow. At t_0 , SW1 causes the application of IFSM or I_{ZSM} for time period t_p , after which SW1 causes the current to cease flowing in the DUT. For multiple pulse requirements, SW1 again causes current flow in the DUT after being off for a time necessary to meet the duty factor requirements; this process is repeated for n times as specified. The duty factor and pulse width (t_p) shall be chosen to ensure that the DUT average junction temperature is not changed significantly. For zeners, V_Z monitoring is mandatory. NOTE: If an excessive duty factor is applied where average junction temperature rises with each successive surge, the surge is considered repetitive and must be derated.
 - 5.3 Test conditions to be specified and recorded. The following conditions shall be specified in the specification:
 - a. The peak surge current (IFSM) for rectifiers or I_{ZSM} for zeners. For rectifiers, this is normally the equivalent rms current as the rated half sine condition. Zeners normally are specified with square wave value of surge current.
 - b. Number of current pulses (n), shall be five unless otherwise specified.
 - c. Duration of pulses (tp), shall be 8.3 ms unless otherwise specified.
 - d. Duty factor of pulses, normally less than 0.1 percent.
 - e. V_{ZSM} to be monitored during I_{ZSM} for zeners. A collapse below V_Z (min) is a failure.
 - f. Measurements after test (see 6.1).
 - g. Case, lead, or ambient temperature (T_C, T_L, or T_A), as applicable.
- 5.4 <u>Alternative to measurements after test</u>*. For rectifiers, there is a minor modification to the test method that offers the advantage of immediately determining if the DUT survived the test. This consists of monitoring the forward voltage (V_{FSM}) during t_p to determine if device degradation, open-circuit or short-circuit conditions occur. A recorded value of V_{FSM} can be compared to minimum and maximum values in the detail specification to determine if the device survived the test. NOTE: Zener monitoring is mandatory; it is not an alternative. Collapse below V_{Z(min)} is a failure.




FIGURE 4066-3. Rectangular current pulse test setup.




FIGURE 4066-4. Rectangular current pulse waveforms.

6. <u>Condition C (external heating)</u>. The worst case test condition for surge current is for device junction temperature at the rated maximum allowable junction temperature. Test condition A approximates this condition by applying forward current to dissipate power in the DUT. The product of this power dissipation and the device thermal resistance produces a temperature rise of the junction over the case temperature at which the surge test is performed. This represents what actually happens to a device in use. However, the actual junction temperature during the surge current test is only at the rated allowable maximum for those individual devices which have both the worst case maximum forward voltage drop and the worst case maximum thermal resistance. Only a very small percentage of actual devices will truly be worst case. The vast majority of devices will be tested at junction temperatures below rated maximum.

Test condition C avoids this short fall in junction temperature and truly represents worst case operation by externally heating the DUT to the specified rated maximum operating junction temperature of the DUT. Consequently, there is no applied heating current prior to or concurrent with the surge current. Once the DUT has stabilized at thermal equilibrium at the specified maximum operating junction temperature, the desired surge current pulses are applied at the specified duty factor. The time between current surges must be long enough to permit the device junction temperature to return to its original thermal equilibrium.

- 6.1 Test conditions to be specified and recorded. The following conditions shall be specified in the specification:
- a. All conditions defined by the specified test condition in 4.3 or 5.3
- b. External heating temperature, T_A.
- 7. Summary. The following conditions shall be specified in the individual specification:
- a. Test condition letter.
- b. Case temperature, Tc.
- Average forward current, I_O, or dc forward current, I_F for rectifiers, or dc zener current I_Z; as applicable for baseline current.
- d. Number of current pulses (see 4.3).
- e. Duration of pulses (see 4.3).
- f. Duty factor of pulses (or time required between pulses).
- g. Peak value of forward surge current for rectifiers or I_{ZSM} for zeners-
- h. Maximum reverse voltage (non-repetitive), VRSM. (VRSM = 0 for conditions A2 and C.)
- Measurements after test.
- j. Case, lead, or ambient temperature $(T_C, T_L, or T_A)$, as applicable.

METHOD 4071.1

TEMPERATURE COEFFICIENT OF BREAKDOWN VOLTAGE

- 1. Purpose. The purpose of this test is to measure the temperature coefficient of breakdown voltage under specified conditions.
- 2. <u>Apparatus</u>. The apparatus used to measure the temperature coefficient of breakdown voltage shall be capable of demonstrating device conformance to the minimum requirements of the individual specification.
- 3. <u>Procedure</u>. The temperature coefficient of breakdown voltage is the percent of the voltage change from the breakdown voltage obtained at the specified reference temperature to the breakdown voltage obtained at the specified test temperatures.

 α VZ shall be calculated using the following formula:

$$lpha VZ = rac{V_{(BR)(Test\ temperature)} - V_{(BR)(Reference\ temperature)}}{V_{(BR)(Reference\ temperature)}} \, X \, rac{100}{T_{Test} - T_{Ref}} \, in \, \%/^{\circ} \, C$$

Where the reference temperature is the actual ambient (+25°C ± 3 °C) and the test temperature is the extreme temperature employed in the measurement.

- 4. <u>Summary</u>. The following conditions shall be specified in the detail specification:
 - a. Temperatures.
 - b. Test current.

METHOD 4076.1

SATURATION CURRENT

- 1. <u>Purpose</u>. The purpose of this test is to measure the saturation current under the specified conditions.
- 2. Test circuit. See figure 4076-1.




FIGURE 4076-1. Test circuit for saturation current.

- 3. <u>Procedure</u>. The supply voltage is adjusted until the specified reverse voltage across the diode is achieved. The saturation current is then read from the current meter. Unless otherwise specified, the reverse voltage for measurement of saturation current shall be approximately 80 percent of the nominal breakdown voltage for voltage regulator diodes and approximately 80 percent of the minimum breakdown voltage for rectifiers.
 - 4. <u>Summary</u>. The test voltage (see 3.) shall be specified in the detail specification:

METHOD 4081.2

THERMAL RESISTANCE OF LEAD MOUNTED DIODES (FORWARD VOLTAGE, SWITCHING METHOD)

- 1. Purpose. The purpose of this test is to determine the thermal resistance of lead mounted diodes under the specified conditions.
- 1.1 <u>Definitions</u>. The following symbols shall apply for the purpose of this test method:
 - a. $R_{\theta}JR$: Thermal resistance, junction-to-reference point, in degrees Celsius/watt.
 - b. T_J: Junction temperature in degrees Celsius.
 - c. TR: Reference point temperature in degrees Celsius.
 - d. PH: Magnitude of heating power in watts applied to diode causing temperature difference T_J T_R.
 - e. Pc: Magnitude of power in watts applied to diode during measuring and calibration.
 - f. I_M: Measuring current in milliamperes.
 - g. V_{MH}: Value of temperature-sensitive parameter in millivolts, measured at I_M, and corresponding to the temperature of the junction heated by P_H.
 - h. T_{MC}: Calibration temperature in degrees Celsius, measured at reference point.
 - i. V_{MC}: Value of temperature-sensitive parameter in millivolts, measured at I_M and specific value of T_{MC}.
 - j. T_{LC}: Lead temperature in degrees Celsius, measured at the reference point prior to application of heating power P_H.
 - k. TIH: Lead temperature in degrees Celsius, measured at the reference point after the junction has been heated by PH.
 - I. D: Heating power duty factor.
- 2. Apparatus. The apparatus required for this test shall include the following as applicable to the specified test procedure.
 - a. Thermocouple material shall be copper-constantan (type T) or equivalent, for the temperature range -180°C to +370°C. The wire size shall be no larger that AWG size 30. The junction of the thermocouple shall be welded to form a bead rather than soldered or twisted. The accuracy of the thermocouple and associated measuring system shall be ±0.5°C.
 - Controlled temperature chamber or heat sink capable of maintaining the specified reference point temperature to within ±0.5°C of the preset (measured) value.
 - c. Suitable electrical equipment as required to provide controlled levels of conditioning power and to make the specified measurements. The instrument used to electrically measure the temperature-sensitive parameter shall be capable of resolving a voltage change of 0.5 mV. An appropriate sample-and-hold unit or a cathode ray oscilloscope shall be used for this purpose.

- 3. <u>Procedure</u>. In measuring thermal resistance, the forward voltage is used as the temperature-sensitive parameter (TSP) to indicate the junction temperature (see figure 4081-2 for mounting arrangement).
 - Power application test. The power application test shall be performed in two parts. For both portions of the test, the reference point temperature shall be held constant at the specified value. The value of the temperature-sensitive parameter V_{MC} shall be measured with a measuring current (I_M) which will produce negligible internal heating. The diode under test shall then be operated with heating power (PH) intermittently applied at a greater than or equal to 98 percent duty factor. The temperature-sensitive parameter V_{MH} shall be measured during the interval between heating pulses (≤ 300 µs) with constant measuring current (I_M) applied. If, as can be the case with axial devices, it is not possible to maintain the lead temperature constant during the power application test, the difference in the lead temperature at which V_{MH} and V_{MC} are measured shall be recorded. This lead temperature difference (TLH - TLC) divided by the average heating power (DPH) shall be subtracted from the calculated thermal resistance to correct for this error. It is not possible, due to the presence of electrical transients in the voltage waveform, to measure the TSP at the instant that the heating current is removed. For a particular device type the shortest time after removal of heating current that the TSP shall be measured is found by performing the test at various power levels and noting the shortest time where the measured value of thermal resistance is essentially independent of power dissipated. Power levels of 25 percent above and below the power corresponding to the specified heating current are recommended for determining this delay time. The junction-to-lead thermal resistance shall therefore be calculated from the value of the temperature-sensitive parameter $V_{\mbox{\footnotesize{MH}}}$ as measured at the previously determined delay time (usually between 10 and 50 µs). If, as can be the case with axial lead devices, it is not possible to maintain the lead temperature constant during the power application test, the difference in the lead temperature at which V_{MH} and V_{MC} are measured shall be recorded. This lead temperature difference (T_{LH} - T_{LC}) divided by the average heating power (DP_H) shall be subtracted from the calculated thermal resistance to correct for this error. The heating power (PH) shall be chosen such that the calculated junction-to-reference point temperature difference as measured at V_{MH} is greater than or equal to +50°C.
 - b. Measurement of the temperature coefficient of the temperature-sensitive parameter (calibration). The temperature coefficient of the temperature-sensitive parameter shall be measured utilizing the chosen measuring current (I_M) used during the Power Application Test. The DUT shall be externally heated in an oven or on a temperature controlled heat sink. The measuring current shall be chosen such that the temperature-sensitive parameter varies linearly with temperature over the range of interest and that negligible internal heating ($P_C \approx 0$) occurs during the calibration procedure, i.e., $T_R \approx T_J$. The reference point temperature range used during calibration shall encompass the temperature range encountered in the Power Application Test. The value of the temperature-sensitive parameter temperature coefficient ($\Delta V_{MC}/\Delta T_{MC}$) shall be calculated from the calibration curve (V_{MC} versus T_{MC}). It can generally be assumed that, for devices of a given design and construction, the temperature coefficient of the temperature-sensitive parameter is constant. The temperature coefficient shall be measured on 10 devices to validate this assumption. If the relative sample standard deviation of these measurements is less than or equal to ± 3 percent, the average of the measured temperature coefficients can be used in the calculation of thermal resistance for all other devices of the design and construction.

3.1 <u>Calculation of thermal resistance</u>. For axial lead diodes the reference point for calculations of the junction-to-lead thermal resistance ($R_{\theta,JL}$) shall be at a point on the lead .375 inch (9.52 mm) from the body of the diode under test. For thermally unsymmetrical devices, the specified lead temperature shall be the average of the two lead temperatures measured with both leads terminated thermally in the same manner. The following equation is used to calculate the junction-to-lead thermal resistance:

$$R_{ heta JR} = rac{T_J - T_R}{DP_H} = rac{v_{MH} - V_{MC}}{DP_H} \left[rac{\Delta \ V_{MC}}{\Delta \ T_{MC}}
ight]^I Calibration - \left[rac{T_{LH} - T_{LC}}{DP_H}
ight] Optional$$

where V_{MC} is the value of the temperature-sensitive parameter for T_{MC} equal to T_{LC} and T_{LH} - T_{LC} corrects for variations in the lead temperature during the Power Application Test. Measurements of T_{R} and T_{MC} are made by means of a thermocouple attached to the referenced point. The power dissipation in the DUT is calculated from the equation $P_{H} = I_{V}V_{F}$. If the power dissipation during measuring and calibration is not negligible, then P_{C} should be subtracted from P_{H} when calculating the thermal resistance. The specimen junction-temperature shall be considered stabilized when halving the time between the initial application of power and the taking of the reading causes no error in the indicated results within the required accuracy of measurement.

3.2 Test circuit. See figure 4081-1.




FIGURE 4081-1. Test circuit.

The circuit is controlled by a clock pulse with a pulse width less than or equal to 300 μ s and repetition rate less than or equal to 66.7 Hz. When the voltage level of the clock pulse is zero, the transistor Q1 is off and the forward current through the DUT is the sum of the constant heating current and the constant measuring current. Biasing transistor Q1 on, shunts the heating current to ground and effectively reverse biases the diode D1. The sample-and-hold unit (S and H) (or cathode ray oscilloscope) is triggered when the heating current is removed and is used to monitor the forward voltage of the diode under test. During calibration, switch S1 is open.

- 4. Summary. The following conditions shall be specified in the detail specification:
 - a. Reference point temperature for heating power measurements.
 - b. Accept or reject criteria.




FIGURE 4081-2. Mounting arrangement.

4100 Series

Electrical characteristics tests for microwave diodes

- 1. Measurement of conversion loss, output-noise ratio, and other microwave parameters shall be conducted with the device fitted in the holder. All fixed adjustments of the holder shall be made at a laboratory designated by the Government. In the test equipment, the impedance presented to the mixer by the local oscillator (and the signal generator, if used) shall be the characteristic impedance of the transmission line between the local oscillator and mixer (the maximum VSWR, looking toward the local oscillator, shall be 1.05 at the signal and image frequencies).
- 2. For qualification inspection of reversible UHF and microwave devices, the radio-frequency measurements, excluding the post-environmental-test end points and high-temperature-life (nonoperating) end points, shall be made, first, with the adapter on one end of the device, and then repeated with the adapter at the opposite end of the device; for the environmental and life tests, fifty percent of each sample shall be tested with the adapter on one end of the device and the remaining half of the sample shall be tested with the adapter on the opposite end of the device. End-point measurements shall be made without moving the adapter. This procedure shall be repeated on at least one lot every 6 months.
- 3. For quality conformance inspection of reversible UHF and microwave devices, the electrical measurements, including the post-environmental-test end points, may be made with the adapter on either end of the device.

METHOD 4101.3

CONVERSION LOSS

- 1. <u>Purpose</u>. The purpose of this test is to determine the ratio of the available RF input power to the available IF output power under specified conditions.
 - 2. Test circuits. The following test circuits shall apply:




FIGURE 4101-1. Test setup for incremental measurement.




FIGURE 4101-2. Output circuit for the incremental measurement.




FIGURE 4101-3. Test setup for heterodyne measurement.




FIGURE 4101-4. Test setup for modulation measurement.

- 2.1 Overall noise figure method. See method 4121 for output noise ratio and method 4126 for overall noise figure.
- 3. Procedure.
- 3.1 Test condition A (incremental). The equipment for this test is shown in figures 4101-1 and 4101-2. An expression for conversion loss is shown in the equation:

$$L = \frac{G_b}{2 P_o \left(\frac{\Delta I}{\Delta P}\right)^2} \left[\frac{4 G_b \frac{\Delta I}{\Delta V}}{\left(\frac{G_b + \Delta I}{\Delta V}\right)^2} \right]$$

L = Conversion loss.

 $\Delta I = Incremental change in current.$

 ΔP = Incremental change in power.

 P_0 = Average power (P + 0.5 Δ P).

$$G_b = \frac{1}{Z_m}$$

 $\begin{aligned} G_b &= \frac{1}{Z_m} \\ &\stackrel{\Delta I}{\longrightarrow} \\ \Delta V &= \text{IF conductance of diode under test.} \end{aligned}$

IF conductance =
$$\frac{1}{Z_{if}}$$

The diode is loaded by the resistance $R_L + r_2$ that is adjusted to the specified load impedance (Z_m) . $Z_m R_L$ is the dc load resistance; load resistance shall be specified. The current supplied by the battery balances out the diode current at some standard power level P, and makes the current in the microammeter zero. With a change in power ΔP , ΔI can be measured directly. With the injection of a small voltage (few millivolts) ΔV at P_0 power level, ΔI can be directly measured. (This impedance can be measured by other means. See IF impedance, method 4116, Z_{if.}) These values can be inserted in the equation and the conversion loss can be calculated for the conditions

3.2 Test condition B (heterodyne). A signal generator feeds signal power to the mixer that converts the power to the IF by beating with the local oscillator. The converted power is measured with an IF power meter. Both the available signal power from the generator at A, shown on figure 4101-3 and the increase in the available IF power at B shall be measured when the noise is applied, their ratio being the conversion loss.

3.3 Test condition C (modulation). The equipment for this test is shown in figure 4101-4. Conversion loss is given by the equation:

$$L = \frac{4n}{(1+n)^2} \bullet \left[\frac{m^2 p}{G_b x E_B^2} \right]$$

m = modulation coefficient.

P = available power.

EB = rms modulation voltage across load.

n = ratio of load conductance to IF conductance.

$$G_b = \underline{1}$$
 Z_m

To avoid measuring G_b for each unit, the factor 4n is assumed to be unity.

$$(1 + n)^2$$

 $(1+n)^2$ The error caused by this approximation is less than 0.5 dB and is in such a direction to make a unit with an extreme conductance seem

$$L = \frac{m^2 p}{G_b E_B^2}$$

Since the modulation coefficient is difficult to measure, this equipment is calibrated with standard diodes measured by any absolute method.

$$L(dB) = 10 \log \frac{(m^2 p)}{(G_b)} = 20 \log E_B$$

A high impedance voltmeter can be used to measure 20 log EB directly. The voltmeter is set on the 0.01 volt full scale, and the modulation voltage set so that the term $10 \log(m^2 p/G_p)$ is equal to 20.0 on the dB scale. To obtain this setting, the modulation is adjusted, so the voltmeter reading on the decibel scale is 20.0 minus the value of conversion loss for the standard diodes. This corresponds to a value of m of 1.58 percent for P = 1.0 mW and G_p = .0025 Ω . The conversion loss for unknown diodes is then 20.0 minus the reading of the output meter in decibels.

3.4 Test condition D (overall-noise-figure). The overall-noise-figure method derives the conversion loss by known properties of the apparatus and is expressed by the equation:

$$F_0 = L(N + F_i - 1)$$

Where:

L = conversion loss of the mixer.

N = output noise ratio of the diode.

 F_i = noise figure of the IF amplifier.

L is measured as described in method 4101 and N is measured as described in method 4121.

All terms are ratios.

- 4. <u>Detail drawings</u>. The following drawings, as applicable, are used in the performance of this test: JAN 103, 107, 124, 174, 233, 234, and 266; DESC D64100, C64169, D65019, C65042, D65084, C65101, C65017 and C66053.
 - 5. <u>Summary</u>. The following conditions shall be specified in the detail specification:
 - a. Test condition (see 3.).
 - b. Load impedance (Z_m) (see 3.1).
 - c. Local oscillator power (see 3.2).
 - d. Load resistance (R_L) (see 3.1).
 - e. Local oscillator frequency (see 3.2).

METHOD 4102

MICROWAVE DIODE CAPACITANCE

- 1. <u>Purpose</u>. The purpose of this test is to measure the low frequency capacitance of a semiconductor diode. The capacitance is the small signal capacitance of the diode as measured in a defined test holder under specified bias conditions.
- 2. <u>Test circuit</u>. A bridge or meter should be used for the measurement. The specified signal level at the diode terminals, as measured with a suitable voltmeter, should be low enough so that a doubling of the level produces no measurable change in either the capacitance or shunt conductance of the diode. The test holder should be constructed so that the fringing capacitance is not altered by inserting the diode.
- 3. <u>Procedure</u>. The measurement shall be made at a specified frequency and bias voltage. A low frequency capacitance bridge or meter is used to measure the capacitance of the diode at a specified bias point. The effective case capacitance is measured in the same test holder as the diode. Junction capacitance may be determined by subtracting the effective case capacitance from the total measured capacitance.
 - 4. <u>Summary</u>. The following conditions shall be specified in the detail specification:
 - a. Frequency (see 3.).
 - b. Bias voltage (see 3.).
 - c. Signal level at diode terminals (see 2.).
 - d. Bias point (see 3.).

METHOD 4106

DETECTOR POWER EFFICIENCY

- 1. Purpose. The purpose of this test is to measure the detector power efficiency.
- 2. Test circuit. See figure 4106-1.




FIGURE 4106-1. Test circuit for detector power efficiency.

3. <u>Procedure</u>. Resistor R_L and capacitor C_1 comprise the load circuit and shall be as specified. Resistor R_1 , in conjunction with R_L , provides the specified bias current for the DUT. Capacitor C_2 provides RF bypass for the output current meter I_{DC} . The frequency and amplitude of the ac signal and the output impedance of the generator shall be as specified. The change in output current I_{dC} is measured when the ac signal is applied.

Then: Detector power efficiency = $\frac{4(\Delta I_{DC})^2 R_L R_G}{V^2 rms} \times 100$ percent.

- 4. <u>Summary</u>. The following conditions shall be specified in the detail specification:
 - a. Values for circuit components R_L and C₁ (see 3.).
 - b. Bias current (see 2.).
 - c. Frequency and amplitude of ac signal (see 3.).
 - d. Impedance of signal generator (see 3.).

METHOD 4111.1

FIGURE OF MERIT (CURRENT SENSITIVITY)

1. <u>Purpose</u>. The purpose of this test is to measure the figure of merit of a semiconductor detector diode. The figure of merit is as follows:

$$M = \frac{\beta R_V}{\sqrt{R_V + R_a}}$$

2. <u>Test circuit</u>. The following test circuit shall apply:

NOTE: For power calibration.




FIGURE 4111-1. Test setup for figure of merit measurement.

3. <u>Procedure</u>. The equipment for this test is shown in figure 4111-1. A continuous wave (cw) radio frequency (rf) signal is applied to the detector whose output short circuit current is measured and the short circuit current sensitivity (ß) is computed. The figure of merit (M) is then determined from:

$$M = \frac{\beta R_V}{\sqrt{R_V + R_a}}$$

Approximate method:

$$M = \beta 2\sqrt{R_X} \frac{1 + 1/2\zeta}{\sqrt{1 + \zeta}}$$

Where:

$$\beta = i/P$$

and

i = short circuit diode current

P = power incident at the diode holder

Where:

$$R_X = \frac{I}{\sqrt{(R_1 + R_a)(R_2 + R_a)}}$$

and

R₁ = lower limit of video resistance

R₂ = upper limit of video resistance

R_a = equivalent amplifier noise generating resistance.

and where:

$$\frac{1+1/2\zeta}{\sqrt{1+\zeta}}$$
 is the correction factor

and:

$$\zeta = \frac{R_V + R_a}{R_X} - 1$$

When the extreme values of the video resistance for a given diode type are known, it is possible to relate figure of merit to rectified current if other conditions are satisfied.

For all normal ranges of video resistance, the correction factor is very close to unity and an approximation:

$$M = 2\beta \sqrt{R_X}$$

therefore, the figure of merit (M) may be determined by measuring the rectified current under proper conditions.

- 4. <u>Summary</u>. The following conditions shall be specified in the detail specification:
 - a. Test oscillator frequency (see 2.).
 - b. Maximum permissible test oscillator power (see 2.).
 - c. DC bias if supplied by an external source.
 - d. Ra, if other than 1,200 Ω .

METHOD 4116.1

IF IMPEDANCE

- 1. <u>Purpose</u>. The purpose of this test is to measure the real part of the impedance at the IF output terminals of the mixer diode under test.
 - 2. Test circuit. The following test circuits shall apply:




FIGURE 4116-1. AC method.



FIGURE 4116-2. Impedance bridge method.

- 3. <u>Procedure</u>. Since the IF resistance is the slope of the mixer diode's I-V characteristic under the specified test conditions, the requirement of any measuring technique is to measure the slope without affecting the operating characteristics of the DUT. At all times, the device holder RF input port should see a broadband match (minimum of two times IF frequency). The IF test frequency, local oscillator frequency, and power shall be specified.
- 3.1 <u>Test condition A (ac)</u>. With equipment arranged as shown in figure 4116-1, a constant current ac generator is coupled to the diode under test. The dc and ac diode loads are arranged as specified and the ac current is set at a level low enough so that halving the level produces a change in the measured IF impedance of the diode of less than 5 percent. The IF impedance is calculated as follows:

$$Z_{if} = \frac{V}{I}$$

Where:

Z_{if} = diode IF impedance.

V = measured ac voltage.

I = ac current.

- 3.2 <u>Test condition B (impedance bridge)</u>. The equipment is arranged as shown in figure 4116-2. The impedance bridge signal level is adjusted to a low level using the same criterion in 3.1. The diode IF impedance is determined from the impedance bridge.
- 4. <u>Detail drawings</u>. The following drawings, as applicable, are used in the performance of this test: JAN 107, 124, 174, 233, 234, and 266; DESC D64100, C64169, D65019, C65042, D65084, C65101, C65017 and C66053.
 - 5. <u>Summary</u>. The following conditions shall be specified in the detail specification.
 - a. Test condition (see 3.).
 - b. Local oscillator frequency (see 3.).
 - c. Local oscillator power or diode rectified current (see 3.).
 - d. DC load resistance (see 3.1 and 3.2).
 - e. AC load impedance (see 3.1 and 3.2).
 - f. IF test frequency (see 3.).
 - g. DC bias, if applicable.

METHOD 4121.2

OUTPUT NOISE RATIO

- 1. <u>Purpose</u>. The purpose of this test is to measure the output noise ratio of a mixer diode. Since the output noise ratio is a measure of the excess noise generated by a mixer diode in its normal operating condition, the measurement should be in the appropriate standard holder.
 - 2. Test circuit. The following test circuits shall apply:



FIGURE 4121-1. Direct measurement method.




FIGURE 4121-2. Y-factor method.

3. Procedure.

3.1 <u>Test condition A (direct measurement)</u>. In this method the output noise ratio is determined by establishing a reference output reading on the output meter shown in figure 4121-1, with the diode operating under specified test conditions, then a resistor equal to the specified IF impedance of the diode is substituted for the diode. The resistor becomes noisy when the current passes from a noise diode (temperature limited diode). Value for noise resistor shall be specified. The current is adjusted to provide the reference output reading and the noise ratio is computed from the relationship:

$$N = \frac{e \, IR}{2 \, kT_o} + 1 = 20 \, IR + 1$$

Where:

 $T_0 = +293$ °K ± 5 °K and I is the current of the noise diode in amperes.

R = the resistance of the noise resistor.

k = Boltzmann's constant (1.38 x 10-23 joules per °K).

e = the electronic charge (1.6×10^{-19}) coulombs).

3.2 Test condition B (computational). In this method the output noise ratio is determined from the equation:

$$\begin{array}{ccc}
 & Fo \\
N & = L & -F_i + 1
\end{array}$$

Where:

F_O = overall receiver noise figure.

L = diode conversion loss.

F_i = noise figure of the IF amplifier.

All terms are ratios.

 \overline{F}_0 and \overline{F}_i are determined as described in method 4126; L is determined as described in method 4101.

3.3 <u>Test condition C (Y-factor)</u>. In this method the output noise ratio is determined by establishing a reference output reading on the output meter shown in figure 4121-2, with the diode operating under specified test conditions, then a resistor equal to the specified IF impedance of the diode is substituted for the diode by a switch in the Y-factor circuit. The output noise ratio is then determined from:

$$N = F_i(Y-1) + 1$$

where:

$$Y = N_{OC}/N_{OT}$$

N_{OC} is the reference output reading on the output meter with the diode connected to the circuit.

Nor is the output reading with the resistor connected to the circuit.

F_i is determined as described in method 4126.

All terms are ratios.

- 4. <u>Detail drawings</u>. The following drawings, as applicable, are used in the performance of this test: JAN 103, 107, 124, 174, 233, 234, and 266; DESC D64100, C64169, D65019, C65042, D65084, C65101, C65017 and C66053.
 - 5. Summary. The following conditions shall be specified in the detail specification:
 - a. Test condition (see 3.).
 - b. Local oscillator frequency (see 2.).
 - c. Local oscillator power (see 2.).
 - d. IF frequency (see 2.).
 - e. Value for noise resistor (see 3.1).
 - f. DC bias, if applicable.

METHOD 4126.2

OVERALL NOISE FIGURE AND NOISE FIGURE OF THE IF AMPLIFIER

1. <u>Purpose</u>. The purpose of this test is to measure the overall noise figure of a mixer diode and the noise figure of the associated IF amplifier. Since the noise figure of a network is defined as follows:

 $\overline{F}_{O} = \frac{\text{(available input signal power)/(available input noise power)}}{\text{(available output signal power)/(available output noise power)}},$

it is necessary to measure the noise power that is actually delivered to the output termination. This measurement is divided by a similar measure of the output noise that would have been obtained if the network were noiseless and only transmitted the thermal noise of the input termination. In making noise figure measurements, the standard practice is to provide matched impedance at the signal and image frequencies and make suitable corrections (by calculations or appropriate filtering) to obtain an equivalent single-side-band noise figure. The noise figure obtained without a signal band-pass filter to eliminate the image-frequency band is commonly referred to as the double-side-band noise figure and is approximately 3 dB smaller than the single-side-band noise figure, depending on the exact transmission characteristics of the particular mixer. If a single-side-band noise figure is being measured directly, it is necessary to terminate the image resistively in a matched load (isolator) to avoid errors due to second-order effects. These second-order effects may arise from reflection of the image back into the mixer to give a larger- or smaller-than-true value of noise figure, depending on the phase of the reflected image.

2. Apparatus. The apparatus shall be arranged as follows:




FIGURE 4126-1. Test setup for overall noise figure.

- 3. <u>Procedure</u>. When using test methods A and C the local oscillator frequency and power, IF, and excess noise ratio of noise source shall be specified.
- 3.1 <u>Test condition A (dispersed-signal-source)</u>. A signal source with available power dispersed uniformly over the pass band of the network, and calibrated in terms of available power per unit bandwidth is used to determine that portion of the output noise power that results from the input termination noise. Suitable dispersed-signal generators are thermionic-noise diodes, gas- discharge tubes, resistors of known temperature or an oscillator whose frequency is swept through the band at a uniform rate. Single-side-band noise figure is obtained by adding 3 dB to the measured (double-side-band) noise figure. At all times the device holder rf input should see a broadband match (minimum of two times IF frequency).

3.2 <u>Test condition B (computation)</u>. Assuming the IF amplifier noise figure is known, the overall noise figure can be computed as follows:

$$\overline{F_0} = L (N + \overline{F_i} - 1)$$

Where:

L = diode conversion loss.

N = output noise ratio of the diode.

F_i = noise figure of the IF amplifier.

L is measured as described in method 4101 and N is measured as described in method 4121.

All terms are ratios.

3.3 Test condition C (IF amplifier noise figure). Resistors in the particular diode type cases are required, constructed so that when they are inserted in the standard holder (mixer), the output susceptance of the holder is approximately the same as when the diodes are inserted. A sufficient number of resistors should be used so that the output conductance of the standard holder may be finely varied over the specified maximum range for the diode type. A common junction (defining the mixer IF port) joins the holder to the IF amplifier and the noise (temperature-limited diode). The entire circuit, including the noise diode power supply and the current meters, must be well shielded or filtered to avoid IF feedback. With the resistor in the holder, the IF amplifier gain is adjusted to give an output meter reference reading near full scale. Precise IF attenuation is then inserted, and the noise diode turned on and adjusted in emission to restore the output meter reference reading. The average (dc) noise anode current is then noted and used to compute the IF average noise figure from:

$$F_i = 1 + \frac{eIR}{2kT_o (A-I)} - \frac{T_a}{T_o}$$

$$F_i = 1 + \frac{20IR}{A-1} - \frac{T_a}{T_o}$$

Where:

F_i = noise figure of the IF amplifier (power ratio).

e = electronic charge (1.6 x 10^{-19} coulombs).

k = Boltzmann's constant (1.38 x 10-23 joules per °K).

 T_0 = standard noise temperature (+293°K).

 T_a = temperature of resistor (°K).

A = inserted IF attenuation (power ratio).

I = average (dc) noise diode current (amperes).

R = reciprocal of IF conductance (ohms).

- 4. <u>Summary</u>. The following conditions shall be specified in the detail specification:
 - a. Test condition (see 3.).
 - b. Local oscillator frequency (see 3.).
 - c. Local oscillator power (see 3.).
 - d. IF (see 3.).
 - e. DC bias, if bias is supplied by an external source.
 - f. Excess noise ratio of noise source (see 3.).

METHOD 4131.1

VIDEO RESISTANCE

- 1. <u>Purpose</u>. The purpose of this test is to measure the video resistance of the device. Video resistance shall be defined as the reciprocal of the slope of the current versus voltage characteristic curve at the operating point.
 - 2. Test circuits. The test circuits shall be as follows:




FIGURE 4131-1. Constant voltage method.




FIGURE 4131-2. Constant current method.




FIGURE 4131-3. Pulsed RF method.




FIGURE 4131-4. Continuous wave RF method.

- 3. <u>Procedure</u>. The measurement shall be made with the diode operating under the specified test conditions. The applied signal used and the instrument impedance shall be such that doubling or halving their value does not change the video impedance by more than ±5 percent.
- 3.1 <u>Test condition A (constant voltage)</u>. Test equipment used is shown in figure 4131-1. A small specified ac signal is applied to the diode from a constant voltage source. Current is measured with a low resistance microammeter. Ry equals e/i.
- 3.2 <u>Test condition B (constant current)</u>. Test equipment used is shown in figure 4131-2. A small specified ac current is passed through the diode from a constant current source. The voltage is measured across the device with a high impedance millivoltmeter. Ry equals e/i.
- 3.3 <u>Test condition C (pulsed rf)</u>. Test equipment used is shown in figure 4131-3. A pulsed rf signal, as specified, is fed to the diode whose output is fed into the vertical amplifier of an oscilloscope. A resistor is placed in parallel with the device and varied to lower the rectified pulse to half its value. R_V equals the resistance required to halve the pulse. Bandwidth of vertical amplifier should be a minimum of two times the reciprocal of the pulse width.
- 3.4 <u>Test condition D (continuous wave (cw) radio frequency (rf))</u>. Test equipment used is shown on figure 4131-4. A specified cw rf signal is applied to the detector whose output open circuit rectified voltage is measured on a high impedance dc millivoltmeter. A resistor is placed in parallel with the device and varied to lower this voltage to half its initial value. R_V equals the resistance required to halve the voltage.
 - 4. Summary. The following conditions shall be included in the detail specification:
 - a. Test condition (see 3.).
 - b. Maximum signal voltage (see 3.1).
 - c. Maximum current (see 3.2).
 - d. Maximum power (see 3.3 and 3.4).
 - e. DC bias, if applicable.

METHOD 4136.1

STANDING WAVE RATIO (SWR)

- 1. <u>Purpose</u>. The purpose of this test is to measure the SWR of the device at the local oscillator terminals. SWR shall be defined as the ratio of the maximum voltage (or current) to the minimum voltage (or current) along the transmission line between the device and the local oscillator terminals. The measurement shall be made with the diode operating under normal operating conditions.
 - 2. Test circuits. The test circuits shall be as follows:




FIGURE 4136-1. Slotted line method.




FIGURE 4136-2. Reflectometer method.

3. Procedure.

- 3.1 <u>Test condition A (slotted line)</u>. A slotted line is inserted between the device in its holder and the local oscillator, and the probe is moved to determine the maximum and minimum voltage or current points. To limit probe errors and keep the power in the slotted line section at a level high enough to operate the standing wave indicator and low enough to maintain small signal conditions, the normal signal generator and indicator connections to the slotted as shown in figure 4136-1 should be interchanged. That is, the signal generator should be connected to the moving probe and the detector indicator should be connected to the slotted line section opposite the test diode holder.
 - a. The power source may be used without modulation if a sensitive galvanometer is substituted for the standing wave indicator (tuned voltmeter).
 - b. The dc load resistance is set to that specified.
 - c. Insert diode into test holder.
 - d. Adjust frequency and power level to those specified.
 - e. Move the probe in the slotted line until the standing wave indicator shows at voltage maximum (or current). Adjust the range switch and gain until an SWR of 1 is indicated.
 - f. Move the probe until a minimum is indicated.
 - g. Read the SWR directly at the minimum point.
- 3.2 <u>Test condition B (reflectometer)</u>. A calibrated reflectometer is inserted between the device in its holder and the local oscillator; then the SWR is read, see figure 4136-2.
 - a. Adjust frequency and power level to those specified.
 - b. The dc load resistance is set to that specified.
 - c. Insert diode into the test holder.
 - d. The reflection coefficient and the SWR can be read directly.

NOTE: When this technique is used, the filter detector combination shall have an SWR <1.2.

- 4. Summary. The following conditions shall be included in the detail specification:
 - a. Test condition (see 3.).
 - b. DC load resistance (see 3.1 and 3.2).
 - c. Test frequency (see 3.1 and 3.2).
 - d. Power level (see 3.1 and 3.2).
 - e. Maximum voltage (or current), if applicable.

METHOD 4141.1

BURNOUT BY REPETITIVE PULSING

- 1. Purpose. The purpose of this test is to determine the capabilities of the device to withstand repetitive pulses.
- 2. Test circuit. See figure 4141-1.




FIGURE 4141-1. Test setup for repetitive pulsing.

- 3. <u>Procedure</u>. This method shall be acceptable to determine the device capability to withstand repetitive pulses. The general method of measuring device capability to withstand burn-out by repetitive pulsing is to apply the specified number of pulses to the DUT and then measure the specified electrical parameters. The pulse polarity shall be such as to cause the current to flow in the forward direction. When the maximum change in the specified electrical parameter is exceeded, the device shall have failed to meet this burnout test. The pulse generator source impedance shall be specified. While the device to be tested is not in the circuit, adjust the pulse generator output for the specified open-circuit pulse voltage, pulse width, and pulse repetition rate. Then insert the device in the circuit. The device shall be left in the circuit for a minimum specified time.
 - 4. <u>Summary</u>. The following conditions shall be specified in the detail specification:
 - a. Pulse generator source impedance (see 3.).
 - b. Pulse width (see 3.).
 - c. Pulse voltage (see 3.).
 - d. Pulse repetition rate (see 3.).
 - e. Minimum time that the device is under test (see 3.).
 - f. Polarity of applied pulse (see 3.).
 - g. Minimum pulse energy per pulse absorbed by diode, if applicable.

METHOD 4146.1

BURNOUT BY SINGLE PULSE

- 1. <u>Purpose</u>. The purpose of this test is to determine the capability of the device to withstand a single pulse.
- 2. Test circuit. The test circuit shall be as follows:




FIGURE 4146-1. Burnout by single pulse.

- 3. <u>Procedure</u>. The device shall be subjected to a pulse from the coaxial line shown in figure 4146-1. The line shall be charged with the specified voltage, and the contact shall be made by dropping the center conductor vertically from a height of $2 \pm .05$ inches (50.8 ± 1.27 mm) above the contact position. The electrical and mechanical connection shall be such as to have a minimum effect on the free fall of the conductor. The polarity of the inner conductor with respect to the outer conductor shall be such as to cause the device current to flow in the forward direction or as specified.
 - 4. Detail drawing. DESC drawings B66054 and C66058 as applicable, are used to perform this test.
 - 5. <u>Summary</u>. The following conditions shall be specified in the detail specification:
 - a. Test voltage (see 3.).
 - b. Polarity, if required.

METHOD 4151

RECTIFIED MICROWAVE DIODE CURRENT

- 1. Purpose. The purpose of this test is to measure the rectified microwave diode current under conditions for conversion loss.
- 2. <u>Apparatus</u>. The apparatus used for this test should be capable of demonstrating device conformance to the minimum requirements of the individual specification.
- 3. <u>Procedure</u>. The rectified microwave diode current shall be measured under the conditions for conversion loss. The test shall be conducted in the mixer shown on the specified drawing under the conditions specified for the conversion loss test.
 - 4. <u>Summary</u>. The following conditions shall be specified in the detail specification:
 - a. Test apparatus (see 2.).
 - b. Conversion loss test conditions (see 3.).

4200 Series

Electrical characteristics tests for thyristors (controlled rectifiers)

METHOD 4201.2

HOLDING CURRENT

- 1. Purpose. The purpose of this test is to measure the holding current of the device under the specified conditions.
- 2. Test circuit. See figure 4201-1.




FIGURE 4201-1. Test circuit for holding current.

- 3. <u>Procedure</u>. The anode supply voltage is set at its specified value with resistance R_1 adjusted so that the initial forward current, I_{F1} , which flows when the device is triggered equals the value specified. Switch SW is then momentarily closed to trigger the device and reopened. The initial current is quickly reduced to the specified test current I_{F2} . Then the specified gate bias condition is applied. The resistance R_1 is then gradually increased, until the device turns off. The value of forward current immediately prior to turn-off is the holding current.
 - 4. Summary. The following conditions shall be specified in the detail specification:
 - a. Anode supply voltage, VAA.
 - b. Initial forward current, IF1.
 - c. Forward test current, IF2.
 - d. Bias condition, gate to cathode, as applicable:
 - A: Bias (specify V_{GG}, gate-to-cathode polarity, equivalent bias circuit resistance, R_e).
 - B: Resistance return (specify value of R₃).
 - C: Short circuit.
 - D: Open circuit.
 - e. Gate trigger source voltage, open circuit magnitude and pulse width.
 - f. Total gate trigger circuit resistance, R2.


METHOD 4206.1

FORWARD BLOCKING CURRENT

1. <u>Purpose</u>. The purpose of this test is to measure the forward blocking current under the specified conditions, using the dc method or the ac method, as applicable.

2. DC method.

2.1 Test circuit. R₁ shall be chosen to limit the current flow in the event the device switches to the "on" state.




NOTE: The ammeter shall present essentially a short circuit to the terminals between which the current is being measured or the voltmeter readings shall be corrected for the drop across the ammeter.

FIGURE 4206-1. Test circuit for forward blocking current (dc method).

- 2.2 <u>Procedure</u>. The supply voltage is adjusted to obtain the specified value of forward voltage across the device with the specified gate bias condition applied (see figure 4206-1). The forward blocking current is then read from the current meter.
 - 2.3 Summary. The following conditions shall be specified in the detail specification:
 - a. DC method.
 - b. Test voltage.
 - c. Bias condition, gate-to-cathode, as applicable:
 - A: Bias (specify V_{GG}, gate-to-cathode polarity, equivalent bias circuit resistance, R_e).
 - B: Resistance return (specify value of R₂).
 - C: Short circuit.
 - D: Open circuit.

3. AC method.

3.1 Test circuit. R_1 shall be chosen to limit the current flow in the event the device switches to the "on" state. D_1 and D_2 are diodes capable of blocking the peak value of the ac voltage supply. Peak reading techniques shall be used to measure the necessary parameters.



NOTE: The ammeter shall present essentially a short circuit to the terminals between which the current is being measured or the voltmeter readings shall be corrected for the drop across the ammeter.


FIGURE 4206-2. Test circuit for forward blocking current, (ac method).

- 3.2 <u>Procedure</u>. The peak supply voltage is adjusted to obtain the specified peak forward voltage across the device with the specified gate bias condition applied (see figure 4206-2). The peak forward blocking current is then read from the current indicator. Voltage should be gradually applied to prevent turn-on of the device due to excessive dv/dt.
 - 3.3 Summary. The following conditions shall be specified in the detail specification:
 - a. AC method.
 - b. Peak forward test voltage.
 - c. Frequency.
 - d. Bias condition, gate-to-cathode, as applicable:
 - A: Bias (specify V_{GG}, gate-to-cathode polarity, equivalent bias circuit resistance, R_e).
 - B: Resistance return (specify value of R2).
 - C: Short circuit.
 - D: Open circuit.

METHOD 4211.1

REVERSE BLOCKING CURRENT

- 1. <u>Purpose</u>. The purpose of this test is to measure the reverse blocking current under the specified conditions, using the dc method or the ac method, as applicable.
 - 2. DC method.
 - 2.1 Test circuit. R₁ shall be chosen to limit the current flow in the event of the device goes into reverse breakdown.




NOTE: The ammeter shall present essentially a short circuit to the terminals between which the current is being measured or the readings shall be corrected for the drop across the ammeter.

FIGURE 4211-1. Test circuit for reverse blocking current (dc method).

- 2.2 <u>Procedure</u>. The supply voltage is adjusted to obtain the specified value of reverse voltage across the device with the specified gate bias condition applied (see figure 4211-1). The reverse blocking current is then read from the current meter.
 - 2.3 Summary. The following conditions shall be specified in the detail specification:
 - a. DC method.
 - b. Test voltage.
 - c. Bias condition, gate-to-cathode, as applicable:
 - A: Bias (specify V_{GG}, gate-to-cathode polarity, equivalent bias circuit resistance, R_e).
 - B: Resistance return (specify value of R₂).
 - C: Short circuit.
 - D: Open circuit.

3. AC method.

 $3.1 \, \underline{\text{Test circuit}}$. R₁ shall be chosen to limit the current flow in the event the device goes into reverse breakdown. D₁ and D₂ are diodes capable of blocking the peak value of the ac voltage supply. Peak reading techniques shall be used to measure the necessary parameters.



NOTE: The ammeter shall present essentially a short circuit to the terminals between which the current is being measured or the voltmeter readings shall be corrected for the drop across the ammeter.

FIGURE 4211-2. Test circuit for reverse blocking current (ac method).

- 3.2 <u>Procedure</u>. The peak supply voltage is adjusted to obtain the specified peak reverse voltage across the device with the specified gate bias condition applied (see figure 4211-2). The peak reverse blocking current is then read from the current indicator.
 - 3.3 Summary. The following conditions shall be specified in the detail specification:
 - a. AC method.
 - b. Peak reverse test voltage.
 - c. Frequency.
 - d. Bias condition, gate-to-cathode, as applicable:
 - A: Bias (specify V_{GG}, gate-to-cathode polarity, equivalent bias circuit resistance, R_e).
 - B: Resistance return (specify value of R₂).
 - C: Short circuit.
 - D: Open circuit.

PULSE RESPONSE

- 1. Purpose. The purpose of this test is to measure the pulse response of the device under the specified conditions.
- 2. Test circuit. See figure 4216-1.





FIGURE 4216-1. Test circuit for pulse response.

- 3. <u>Procedure</u>. The pulse response of the device shall be measured in the circuit of figure 4216-1. R₂ is adjusted to permit the specified value of forward current to flow in the device being measured when it is the on state. C, R₁, and the secured controlled rectifier, D₂ are used to switch off the device being measured. C shall be large enough to ensure that the device will turn off. R₁ limits the recurrent peak reverse current to below the rated value. The pulse repetition rate should be low enough to ensure that the anode-cathode voltage of the device being measured reaches the value of forward working voltage specified for the measurement.
 - 4. <u>Summary</u>. The following conditions shall be specified in the detail specification:
 - a. Anode voltage (see 3.).
 - b. Resistor R₂ (see 3.).
 - c. Test current.
 - d. Repetition rate.

METHOD 4219

REVERSE GATE CURRENT

- 1. Purpose. The purpose of this test is to measure the dc reverse gate current of the device at a specified reverse gate voltage.
- 2. Test circuit. R is chosen to limit the current in the event the reverse gate breakdown voltage is exceeded.



NOTE: The ammeter shall present essentially a short circuit to the terminals between which the current is being measured or the voltmeter readings shall be corrected for the drop across the ammeter.


FIGURE 4219-1. Test circuit for reverse gate current.

- 3. Procedure. Set the specified reverse gate voltage and read the reverse gate current.
- 4. <u>Summary</u>. The dc reverse gate voltage shall be specified in the detail specification:

METHOD 4221.1

GATE-TRIGGER VOLTAGE OR GATE-TRIGGER CURRENT

- 1. Purpose. The purpose of this test is to measure the dc gate-trigger voltage or dc gate-trigger current.
- 2. Test circuit. Care should be taken to minimize noise or spurious signals in the trigger circuit.



NOTE: The ammeter shall present essentially a short circuit to the terminals between which the current is being measured or the voltmeter readings shall be corrected for the drop across the ammeter.

FIGURE 4221-1. Test circuit for gate-trigger voltage or gate-trigger current.

- 3. <u>Procedure</u>. The anode voltage, V_2 , is set to the specified value. The gate voltage, V_1 , is slowly increased from zero. The gate-trigger current or gate-trigger voltage is read as the highest value achieved prior to a sharp decrease in anode voltage.
 - 4. Summary. The following conditions shall be specified in the detail specification:
 - a. Anode voltage, V2 (see 3.).
 - b. Load resistance, R_L.
 - c. Equivalent gate circuit resistance, Re (the resistance looking into the gate circuit from the DUT gate-to-cathode terminals).

METHOD 4223

GATE-CONTROLLED TURN-ON TIME

- 1. <u>Purpose</u>. The purpose of this test is to measure the time between initiation (10 percentage point) of gate pulse and the time at which the output pulse is at 90 percent of its final value.
- 2. <u>Test circuit</u>. The anode circuit loop L/R shall be >0.01 and <0.1 of the forward current rise time, t_r . The open-circuit, gate-voltage rise time shall be <0.1 of the delay time, t_d of the DUT. V_{AA} must have stabilized at its peak value prior to triggering the gate pulse generator.




FIGURE 4223-1. Test circuit for gate-controlled turn-on time.




FIGURE 4223-2. Waveforms, gate-controlled turn-on time.

- 3. <u>Procedure</u>. Set the anode voltage pulse source and the gate conditions as specified. Adjust R_L to achieve the specified i_{FM} . The turn-on time is then read from the dual trace scope as shown on figure 4223-2.
 - 4. <u>Summary</u>. The following conditions shall be specified in the detail specification:
 - a. Peak anode supply voltage, VAA.
 - b. Peak forward current, iFM.
 - c. Peak open-circuit, gate supply voltage, V_{GG}.
 - d. Gate pulse width, t_{p1} .
 - e. Equivalent gate source resistance, R_e.
 - f. Minimum and maximum allowable di/dt of the forward current pulse.

CIRCUIT-COMMUTATED TURN-OFF TIME

- 1. <u>Purpose</u>. The purpose of this test is to measure the turn-off time of the device under the specified conditions.
- 2. Test circuit.




FIGURE 4224-1. Circuit-commutated turn-off time waveforms.




FIGURE 4224-2. Test circuit for circuit-commutated turn-off time.

NOTE: The simplified circuit diagram on figure 4224-2 illustrates the operating principles of a circuit used to generate the waveforms illustrated on figure 4224-1. For purposes of clarity, the circuit diagram utilizes current generators, ideal switches, and no provision for repetitive test cycles.

3. <u>Test description</u>. The test is performed by first causing the thyristor under test to conduct the specified on-state current at the specified thermal condition. This current is conducted for the specified time (a period long enough to establish carrier equilibrium). Next, the current is reversed through the thyristor at the specified rate (di/dt) by means of an externally applied reverse blocking voltage. The reverse current recovers stored charge from the anode and cathode junctions of the thyristor, allowing the thyristor to support the specified reverse blocking voltage. A further waiting time is required for the collector junction charges to recombine before the thyristor is capable of blocking forward voltage. Since this recombination cannot be observed directly, the test is performed by applying an off-state voltage at the specified rate of rise (dv/dt) after successively shorter waiting times until it is observed that the thyristor is unable to support the off-state voltage (without switching to the on-state). The thyristor current and voltage waveforms are illustrated on figure 4224-1.

4. Procedure.

- a. S₂ and S₄ are closed simultaneously causing the thyristor under test to switch to the on-state and conduct the specified current i_{FM}; S₄ is then opened to disconnect the gate trigger supply R₁ and V₃.
- b. After the specified on-state current duration, S₃ is closed to cause current reversal. The rate of current change (di/dt) is determined by L₁ and R₂. Diode D₂ prevents a commutation voltage transient when the thyristor under test begins to recover its reverse blocking capability. Diode D₁ must have a longer reverse recovery time than the thyristor under test so that the reverse voltage appears across the thyristor under test.
- c. The application of off-state voltage is initiated by closing S_1 . The current I_1 completes the reverse recovery of D_1 and is then diverted to C_1 . C_1 charges linearly with time at a rate equal to I_1/C_1 producing the required dv/dt illustrated on figure 4224-1. This voltage rises to a value equal to V_1 which is adjusted to the specified off-state voltage.
- 5. Summary. The following conditions shall be specified in the detail specification:
 - a. On-state current amplitude.
 - b. On-state current duration, ton.
 - c. Commutation rate (di/dt) (the slope of the line from 50 percent of + peak to 50 percent of peak).
 - d. Peak reverse voltage (maximum).
 - e. Reverse voltage at t1 (minimum).
 - f. Operating temperature.
 - g. Test repetition rate.
 - h. Rate of rise of reapplied off-state voltage (dv/dt).
 - i. Off-state voltage.
 - j. Gate bias conditions (between gate trigger pulses):
 - (1) Gate source voltage.
 - (2) Gate source resistance.

GATE-CONTROLLED TURN-OFF TIME

- 1. Purpose. The purpose of this test is to measure the gate-controlled turn-off time of the device under the specified conditions.
- 2. <u>Test circuit</u>. The circuit used for the test is shown on figure 4225-1. The thyristor is turned on by the gate pulse delivered by the "on pulse" generator. On-state current is determined by the off-state supply voltage and the load resistor R_I.

After a predetermined time a specified gate turn-off current is supplied to the gate terminal by the "off pulse" generator.

The storage time and fall time may be observed by means of an oscilloscope connected across the current sensing resistor.




FIGURE 4225-1. Gate turn-off test circuit.

Storage time is the time interval between the 10 percent point on the leading edge of the gate current off-pulse and the 90 percent point on the trailing edge on-state current waveform. Fall time is the time interval between the 90 percent and 10 percent points on the trailing edge of the on-state current waveform. Turn-off time is the sum of storage time and fall time. Typical waveforms are shown on figure 4225-2.




FIGURE 4225-2. Typical gate turn-off circuit waveforms.

3. <u>Test description</u>. A turn-off thyristor can be switched from the on-state to the off-state with a control signal of appropriate polarity to the gate terminal. The delay and fall times of anode current during the turn off of the thyristor are affected by gate trigger pulse variations and anode circuit conditions. This test method establishes a test circuit and provision for measuring of critical test conditions.


4. Procedure.

- a. Gate current or gate source voltage rise time shall not exceed 10 percent of the storage time interval.
- b. Duty cycle should be chosen considering heating effects of switching power losses. Sufficient anode current off time of at least 10 times the off pulse width must be allowed to ensure that the DUT remains turned off after the turn-off pulse ends.
- c. The inductance of the anode circuit should be minimized to prevent anode voltage overshoot on turn-off.
- 5. <u>Summary</u>. The following conditions shall be specified in the detail specification:
 - a. Off-state voltage.
 - b. On-state current.
 - c. Switching repetition rate.
 - d. Duty cycle (percent on-time).
 - e. Operating temperature (case or ambient).
 - f. Bias network (show circuit).
 - g. Gate turn-off current (peak); or gate source voltage and gate source resistance.
 - h. R_L.
 - i. Gate "on" pulse width and amplitude.
 - j. Gate "off" pulse width, amplitude, and delay time from gate "on" pulse.

METHOD 4226.1

FORWARD "ON" VOLTAGE

- 1. <u>Purpose</u>. The purpose of this test is to measure the voltage in the forward direction across the device under the specified conditions.
 - 2. Test circuit. See figure 4226-1.



NOTE: When specified, switch SW₁ shall be used to provide pulses of short-duty cycle to minimize device heating. When pulsing techniques are used, other suitable peak-reading techniques shall be used to measure the necessary parameters, and the duty cycle and pulse width shall be specified.

FIGURE 4226-1. Test circuit for forward "on" voltage.

- 3. <u>Procedure</u>. The supply voltage is adjusted to obtain the specified value of forward current through the device with SW_1 and SW_2 closed. SW_2 shall be opened, and then the forward voltage is read when the forward current equals the specified value. When the specified test current is greater than 0.20 ampere, the voltage measuring probes shall be connected to the device inside of the current carrying connections. For axial lead devices, the voltage measuring probe(s) shall contact the lead(s) at a point .375 \pm .062 inch (9.52 \pm 1.57 mm) from the case. For all other devices, the voltage shall be measured across the normal electrical connection points.
 - 4. Summary. The following conditions shall be specified in the detail specification:
 - a. Test current (see 3.).
 - b. Duty cycle and pulse width when pulse techniques are to be used (see above note).

METHOD 4231.2

EXPONENTIAL RATE OF VOLTAGE RISE

- 1. <u>Purpose</u>. The purpose of this test is to determine if the device is capable of blocking a forward voltage which is increasing at an exponential rate starting from zero without switching "on" in the forward direction.
- 2. <u>Test circuit</u>. R_2 is chosen to discharge C between cycles when SW is opened and R_L is a protective resistor chosen to limit the maximum device current if the device turns "on" during the voltage rise. Switch SW should have a closure time (including bounce) of not more than 0.1 T and be closed a minimum of 5 T.




FIGURE 4231-1. Test circuit for exponential rate of voltage rise.




FIGURE 4231-2. Waveforms across the DUT.

- 3. <u>Procedure</u>. The voltage V_{AA} shall be adjusted to the specified value with switch SW open (see figure 4231-1). The resistor, R₁, shall be adjusted to achieve the specified rate of voltage rise, dv/dt, across the DUT with the specified gate bias condition applied. The rate of voltage rise is defined as shown on figure 4231-2. Close SW and monitor V_{FB} on the response detector. A device shall be considered a failure if V_{FB} does not rise to and maintain a value greater than the minimum specified forward-blocking voltage during the first 5 T of each voltage pulse after switch SW is closed.
 - 4. <u>Summary</u>. The following conditions shall be specified in the detail specification:
 - a. Test voltage, VAA.
 - b. Rate of voltage rise, dv/dt (see figure 4231-2).
 - c. Value of C and R_L.
 - d. Repetition rate.
 - e. Duration of test.
 - f. Minimum forward-blocking voltage, VFB.
 - g. Test temperature.
 - h. Bias condition, gate-to-cathode, as applicable:
 - A: Bias (specify V_{GG}, gate-to-cathode polarity, equivalent bias circuit resistance, R_e).
 - B: Resistance return (specify value of R3).
 - C: Short circuit.
 - D: Open circuit.

4300 Series

Electrical characteristics tests for tunnel diodes

JUNCTION CAPACITANCE

- 1. <u>Purpose</u>. The purpose of this test is to determine the small signal junction capacitance of the tunnel diode under the specified conditions.
 - 2. Test circuit. See figure 4301-1.




FIGURE 4301-1. Test circuit for junction capacitance.

- 3. <u>Procedure</u>. Since junction capacitance is a function of bias it is necessary to specify the forward bias at which C_1 is to be determined. The true value of junction capacitance (at a given bias) is obtained by subtracting the capacitance of the diode package from the observed capacitance. Isolation of the dc power supply from the complex impedance bridge (see figure 4301-1) is effected by the R_1 , L_1 , C_2 branch of the circuit.
 - 4. <u>Summary</u>. The following conditions shall be specified in the detail specification:
 - a. Values for the circuit elements R_1 , C_1 , C_2 , L_1 , and R_2 .
 - b. Signal frequency.
 - c. Bias level.

METHOD 4306.1

STATIC CHARACTERISTICS OF TUNNEL DIODES

- 1. <u>Purpose</u>. The purpose of this test is to measure the static characteristics $(V_p, V_V, I_p, I_V, V_{FP}, \text{ and } R_d)$ of the tunnel diode under the specified conditions:
 - 2. Test circuit. See figures 4306-1 and 4306-2.




FIGURE 4306-1. Test circuit for static characteristics of tunnel diodes (dc method).




FIGURE 4306-2. Test circuit for static characteristics of tunnel diodes (ac method).




FIGURE 4306-3. Typical tunnel diode forward characteristic.

3. Procedure.

- a. For the measurement of the static characteristics by point by point method the circuit of figure 4306-1 shall be used. Resistor, R₂, is small to obtain low voltage and low impedance. Resistor R₃ is a current measuring resistor. Resistor R₁ is much larger than R₂. To obtain a plot in the negative resistance region R₁ shall be less than the magnitude of the incremental negative resistance of the tunnel diode.
- b. For the measurement of the static forward characteristics of the device by oscillographic means the circuit shown on figure 4306-2 shall be used. The magnitude of R₁ shall be less than the magnitude of the incremental negative resistance of the tunnel diode. Resistance R₃ is a current measuring resistor and should be chosen to give a suitable CRO deflection. Since the negative resistance is represented by the inverse slope of the I-V curve between the peak and valley voltage points, its approximate value can be estimated from the curve. For a more accurate method for the measurement of the negative resistance see method 4321.
- 4. Summary. The following conditions shall be specified in the detail specification:
 - a. Resistors R₁, R₂, and R₃ (see a. and b.).
 - b. Signal frequency (see b.).

METHOD 4316

SERIES INDUCTANCE

- 1. Purpose. The purpose of this test is to measure the value of the small signal series inductance under the specified conditions.
- 2. Test circuit. See figure 4316-1.




FIGURE 4316-1. Test circuit for series inductance.

- 3. <u>Procedure</u>. The device shall be reverse biased for the series inductance measurement. A sufficiently high frequency signal shall be employed to emphasize the inductive reactance, but not high enough to allow any capacitive parasitics to short circuit the device, thus precluding the determination of L_S . A recommended frequency device is one approximately 25 percent of the self resonant frequency of the DUT. Isolation of the dc power supply from the complex impedance is accomplished by the choke, L_1 , in conjunction with C_1 , R_1 , C_2 , branch (see figure 4316-1).
 - 4. <u>Summary</u>. The following conditions shall be specified in the detail specification:
 - a. Values for circuit elements, R_1 , L_1 , C_1 , and C_2 .
 - b. Signal frequency.
 - c. Reverse bias at which L_S is measured.

NEGATIVE RESISTANCE

- 1. Purpose. The purpose of this test is to determine the magnitude of the negative resistance under the specified conditions.
- 2. Test circuit. See figures 4321-1 and 4321-2.




FIGURE 4321-1. Test circuit for negative resistance, short-circuit stable method.




FIGURE 4321-2. Test circuit for negative resistance, open-circuit stable method.

- 3. <u>Procedure</u>. The magnitude of R_1 shall be less than the incremental negative resistance of the tunnel diode. Resistor R_3 is a current limiting resistor and should be chosen to give a suitable CRO deflection. Diode D_1 is a half wave rectifier.
- 3.1 Short-circuit stable method. Shunt the tunnel diode with a variable resistor R_4 (see figure 4321-1). Vary R_4 until the slope of the negative resistance appears horizontal (zero slope) on the curve trace. The shunting resistance is now equal to the magnitude of the negative resistance, R_d . ($R_4 = R_d$.)
- 3.1.1 Open-circuit stable method. In series with the tunnel diode connect a variable resistor R_4 (see figure 4321-2). Vary R_4 until the slope in the negative resistance appears vertical (infinite slope) on the curve trace. The series resistance R_4 is now equal to the magnitude of the negative resistance ($R_4 = R_d$).
 - 4. <u>Summary</u>. The following conditions shall be specified in the detail specification:
 - a. Source impedance R₁.
 - b. Current sensing resistor, R₃.
 - c. Variable resistor, R₄.

SERIES RESISTANCE

- 1. Purpose. The purpose of this test is to determine the series resistance of the device under the specified conditions.
- 2. Test circuit. See figure 4326-1.




FIGURE 4326-1. Test circuit for series resistance.

- 3. <u>Procedure</u>. The measurement of the series resistance shall be accomplished for the device when biased in the reverse direction (see figure 4326-1). The linearity of the ohmic region shall be assured and the value of the power dissipation shall be such that no error is introduced as a result of excessive diode heating. The slope of the linear portion of the reverse biased tunnel diode shall be sealed within a specified accuracy in the direct determination of the series resistance of the device.
 - 4. <u>Summary</u>. The following conditions shall be specified in the detail specification:
 - a. Current sensing resistor R_3 .
 - b. Reverse bias at which R_3 is to be measured.

METHOD 4331

SWITCHING TIME

- 1. Purpose. The purpose of this test is to measure the switching time of the tunnel diode under the specified conditions.
- 2. Test circuit. See figure 4331-1.




FIGURE 4331-1. Test circuit for switching time.

- 3. <u>Procedure</u>. A block diagram of the measuring circuit is shown in figure 4331-1. To perform the switching time measurement, it is necessary that the maximum generator current be greater than the diode peak current and that changes in generator current during measurement time be negligible compared to Ip. The oscilloscope input probe impedance shall be such that the current absorbed by the probe is at all times less than the peak current of the diode.
 - 4. <u>Summary</u>. The following conditions shall be specified in the detail specification:
 - a. Generator current.
 - b. Repetition rate.
 - c. Rise time of oscilloscope.